## **IBIS**

## (I/O Buffer Information Specification)

Version 4.2

Ratified June 2, 2006

\_\_\_\_\_ I/O Buffer Information Specification (IBIS) Version 4.2 (June 2, 2006) IBIS is a standard for electronic behavioral specifications of integrated circuit input/output analog characteristics. Copyright (c) IBIS Open Forum 2006 \_\_\_\_\_ ТАВЬЕ ΟF CONTENTS \_\_\_\_\_ \_\_\_\_\_ Section 1 .... GENERAL INTRODUCTION Section 2 .... STATEMENT OF INTENT Section 3 .... GENERAL SYNTAX RULES AND GUIDELINES Section 3a ... KEYWORD HIERARCHY Section 4 .... FILE HEADER INFORMATION Section 5 .... COMPONENT DESCRIPTION Section 6 .... MODEL STATEMENT Section 6a ... ADD SUBMODEL DESCRIPTION Section 6b ... MULTI-LINGUAL MODEL EXTENSIONS Section 7 .... PACKAGE MODELING Section 8 .... ELECTRICAL BOARD DESCRIPTION Section 9 .... NOTES ON DATA DERIVATION METHOD \_\_\_\_\_ Section 3a ..... 11 [File Name] ..... 17 [Date], [Source], [Notes], [Disclaimer], [Component] ..... 19 [Pin] ..... 20 [Alternate Package Models], [End Alternate Package Models] ..... 22 [Diff Pin] ...... 25 

	[Series Switch Groups]	28
	[Model Selector]	29
Se	ction 6	32
	[Model]	32
	[Model Spec]	36
	[Receiver Thresholds]	42
	[Add Submodel]	45
	[Driver Schedule]	46
	[Temperature Range]	50
	[Voltage Range]	50
	[Pullup Reference]	51
	[Pulldown Reference]	51
	[POWER Clamp Reference]	51
	[GND Clamp Reference]	51
	[External Reference]	52
	[TTgnd],	
	[TTpower]	52
	[Pulldown],	
	[Pullup],	
	[GND Clamp],	
	[POWER Clamp]	53
	[Rgnd],	
	[Rpower],	
	[Rac],	
	[Cac]	56
	[On],	
	[Off]	58
	[R Series],	
	[L Series],	
	[Rl Series],	
	[C Series],	
	[Lc Series],	
	[Rc Series]	58
	[Series Current]	59
	[Series MOSFET]	
	[Ramp]	63
	[Rising Waveform],	
	[Falling Waveform]	64
	[Test Data]	67
	[Rising Waveform Near],	
	[Falling Waveform Near],	
	[Rising Waveform Far],	
	[Falling Waveform Far],	68
	[Diff Rising Waveform Near],	
	[Diff Falling Waveform Near],	68
	[Diff Rising Waveform Far],	
	[Diff Falling Waveform Far]	68
	[Test Load]	
	ction 6a	
	[Submodel]	73
	[Submodel Spec]	
	[GND Pulse Table],	-
	[POWER Pulse Table]	75
	[POWER Pulse Table]	
Se	<pre>[POWER Pulse Table]</pre>	

[External Circuit],	
[End External Circuit]	114
[Node Declarations],	
[End Node Declarations]	121
[Circuit Call],	
[End Circuit Call]	122
Section 7	128
[Define Package Model]	129
[Manufacturer]	129
[OEM]	129
[Description]	130
[Number Of Sections]	130
[Number Of Pins]	130
[Pin Numbers]	130
[Model Data]	133
[End Model Data]	133
[Resistance Matrix],	
[Inductance Matrix],	
[Capacitance Matrix]	133
[Row]	135
[Bandwidth]	136
[End Package Model]	137
Section 8	141
[Begin Board Description]	142
[Manufacturer]	
[Number Of Pins]	142
[Pin List]	
[Path Description]	143
[Reference Designator Map]	148
[End Board Description]	149
[End]	149
Section 9	150

## Section 1

GENERAL INTRODUCTION

This section gives a general overview of the remainder of this document.

Sections 2 and 3 contain general information about the IBIS versions and the general rules and guidelines. Several progressions of IBIS documents are referenced in Section 2 and in the discussion below. They are IBIS Version 1.1 (ratified August 1993), IBIS Version 2.1 (ratified as ANSI/EIA-656 in December 1995), IBIS Version 3.2 (ratified as ANSI/EIA-656-A in October 1999 and renewed on August 17, 2005), IBIS Version 4.0 (ratified in July 2002), IBIS Version 4.1 (ratified in January 2004), and this document, IBIS Version 4.2 (ratified June 2, 2006).

The functionality of IBIS follows in Sections 4 through 8. Sections 4 through 6 describe the format of the core functionality of IBIS Version 1.1 and the extensions in later versions. The data in these sections are contained in .ibs files. Section 7 describes the package model format of IBIS Version 2.1 and a subsequent extension. Package models can be formatted within .ibs files or can be formatted (along with the Section 4 file header keywords) as .pkg files. Section 8 contains the Electrical Board Description format of IBIS Version 3.2. Along with Section 4 header information, electrical board descriptions must be contained in separate .ebd files.

Section 9 contains some notes regarding the extraction conditions and data requirements for IBIS files. This section focuses on implementation conditions based on measurement or simulation for gathering the IBIS compliant data.

## Section 2

STATEMENT OF INTENT

In order to enable an industry standard method to electronically transport IBIS modeling data between semiconductor vendors, EDA tool vendors, and end customers, this template is proposed. The intention of this template is to specify a consistent format that can be parsed by software, allowing EDA tool vendors to derive models compatible with their own products.

One goal of this template is to represent the current state of IBIS data, while allowing a growth path to more complex models / methods (when deemed appropriate). This would be accomplished by a revision of the base template, and possibly the addition of new keywords or categories.

Another goal of this template is to ensure that it is simple enough for semiconductor vendors and customers to use and modify, while ensuring that it is rigid enough for EDA tool vendors to write reliable parsers.

Finally, this template is meant to contain a complete description of the I/O elements on an entire component. Consequently, several models will need to be defined in each file, as well as a table that equates the appropriate buffer to the correct pin and signal name.

Version 4.0 of this electronic template was finalized by an industry-wide group of experts representing various companies and interests. Regular "EIA IBIS Open Forum" meetings were held to accomplish this task.

Commitment to Backward Compatibility. Version 1.0 is the first valid IBIS ASCII file format. It represents the minimum amount of I/O buffer information required to create an accurate IBIS model of common CMOS and bipolar I/O structures. Future revisions of the ASCII file will add items considered to be "enhancements" to Version 1.0 to allow accurate modeling of new, or other I/O buffer structures. Consequently, all future revisions will be considered supersets of Version 1.0, allowing backward compatibility. In addition, as modeling platforms develop support for revisions of the IBIS ASCII template, all previous revisions of the template must also be supported.

Version 1.1 update. The file "ver1\_1.ibs" is conceptually the same as the 1.0 version of the IBIS ASCII format (ver1\_0.ibs). However, various comments have been added for further clarification.

Version 2.0 update. The file "ver2\_0.ibs" maintains backward compatibility with Versions 1.0 and 1.1. All new keywords and elements added in Version 2.0 are optional. A complete list of changes to the specification is in the IBIS Version 2.0 Release Notes document ("ver2\_0.rn.txt").

Version 2.1 update. The file "ver2\_1.ibs" contains clarification text changes, corrections, and two additional waveform parameters beyond Version 2.0.

Version 3.0 update. The file "ver3\_0.ibs" adds a number of new keywords and functionality. A complete list of functions can be found on eda.org under /pub/ibis/birds/birddir.txt showing the approved Buffer Issue Resolution Documents (BIRDs) that have been approved for Version 3.0.

Version 3.1 update. The file "ver3\_1.ibs" contains a major reformatting of the document and a simplification of the wording. It also contains some new technical enhancements that were unresolved when Version 3.0 was approved.

Version 3.2 update. The file "ver3\_2.ibs" adds more technical advances and also a number of editorial changes documented in 12 BIRDs and also in responses to public letter ballot comments.

Version 4.0 update. This file "ver4\_0.ibs" adds more technical advances and a few editorial changes documented in 11 BIRDs.

Version 4.1 update. This file "ver4\_1.ibs" adds more technical advances and a few editorial changes documented in 10 BIRDs.

Version 4.2 Update. This file "ver4\_2.ibs" adds more technical advances and and some editorial changes documented in 13 BIRDs.

 \_\_\_\_\_\_ Section 3 GENERAL S Υ Ν Τ Α Χ RULES AND GUIDELINES \_\_\_\_\_ \_\_\_\_\_ This section contains general syntax rules and guidelines for ASCII IBIS files: 1) The content of the files is case sensitive, except for reserved words and keywords. The following words are reserved words and must not be used for 2) any other purposes in the document: POWER - reserved model name, used with power supply pins, GND - reserved model name, used with ground pins, NC - reserved model name, used with no-connect pins, NA - used where data not available, CIRCUITCALL - used for circuit call references in Section 6b. 3) To facilitate portability between operating systems, file names used in the IBIS file must only have lower case characters. File names should have a basename of no more than forty (40) characters followed by a period ('.') , followed by a file name extension of no more than three characters. The file name and extension must use characters from the set (space, ' ', 0x20 is not included): abcdefghijklmnopqrstuvwxyz 0123456789\_^\$~!#%&-{})(@' The file name and extension are recommended to be lower case on systems that support such names. 4) A line of the file may have at most 120 characters, followed by a line termination sequence. The line termination sequence must be one of the following two sequences: a linefeed character, or a carriage return followed by linefeed character. 5) Anything following the comment character is ignored and considered a comment on that line. The default "|" (pipe) character can be changed by the keyword [Comment Char] to any other character. The [Comment Char] keyword can be used anywhere in the file as desired. 6) Keywords must be enclosed in square brackets, [], and must start in column 1 of the line. No space or tab is allowed immediately after the opening bracket '[' or immediately before the closing bracket ']'. If used, only one space (' ') or underscore ('\_') character separates the parts of a multi-word keyword. 7) Underscores and spaces are equivalent in keywords. Spaces are not allowed in subparameter names.

8)	Valid scaling factors are:
	T = tera $k = kilo$ $n = nano$
	G = giga m = milli p = pico
	M = mega u = micro f = femto
	When no scaling factors are specified, the appropriate base units are assumed. (These are volts, amperes, ohms, farads, henries, and seconds.) The parser looks at only one alphabetic character after a
	numerical entry, therefore it is enough to use only the prefixes to scale the parameters. However, for clarity, it is allowed to use full abbreviations for the units, (e.g., pF, nH, mA, mOhm). In addition, scientific notation IS allowed (e.g., 1.2345e-12).
9)	The I-V data tables should use enough data points around sharply curved areas of the I-V curves to describe the curvature accurately. In linear regions there is no need to define unnecessary data points.
10)	The use of tab characters is legal, but they should be avoided as much as possible. This is to eliminate possible complications that might arise in situations when tab characters are automatically converted to multiple spaces by text editing, file transferring and similar software. In cases like that, lines might become longer than 120 characters, which is illegal in IBIS files.
11)	Currents are considered positive when their direction is into the component.
12)	All temperatures are represented in degrees Celsius.
13)	Important supplemental information is contained in the last section, "NOTES ON DATA DERIVATION METHOD", concerning how data values are derived.
14)	Only ASCII characters, as defined in ANSI Standard X3.4-1986, may be used in an IBIS file. The use of characters with codes greater than hexadecimal 07E is not allowed. Also, ASCII control characters (those numerically less than hexadecimal 20) are not allowed, except for tabs or in a line termination sequence. As mentioned in item 10 above, the use of tab characters is discouraged.
====:	

```
Section 3a
              KEYWORD HIERARCHY
_____
_____
.ibs FILE
_____
 |-- File Header Section
    _____
      -- [IBIS Ver]
      |-- [Comment Char]
      -- [File Name]
      |-- [File Rev]
      -- [Date]
      -- [Source]
      -- [Notes]
      -- [Disclaimer]
      -- [Copyright]
                              Si_location, Timing_location
  -- [Component]
    _____
      |-- [Manufacturer]
      -- [Package]
                              R_pkg, L_pkg, C_pkg
      |-- [Pin]
                              signal_name, model_name, R_pin,
                              L_pin, C_pin
      -- [Package Model]
        _____
          |-- [Alternate Package Models]
            -----
              |-- [End Alternate Package Models]
      -- [Pin Mapping]
                              pulldown_ref, pullup_ref,
                              gnd_clamp_ref, power_clamp_ref,
                              ext_ref
      -- [Diff Pin]
                              inv_pin, vdiff, tdelay_typ,
                              tdelay_min, tdelay_max
      -- [Series Pin Mapping]
                              pin_2, model_name,
                              function_table_group
      -- [Series Switch Groups]
                              On, Off
      -- [Node Declarations]
        _____
          -- [End Node Declarations]
      -- [Circuit Call]
                              Signal_pin, Diff_signal_pins,
        _____
                              Series_pins, Port_map
          |-- [End Circuit Call]
  -- [Model Selector]
```

[Model]           	Model_type, Polarity, Enable, Vinl, Vinh, C_comp, C_comp_pullup, C_comp_pulldown, C_comp_power_clamp, C_comp_gnd_clamp Vmeas, Cref, Rref, Vref Rref_diff, Cref_diff
[Model Spec]	<pre>Vinh, Vinl, Vinh+, Vinh-, Vinl+, Vinl-, S_overshoot_high, S_overshoot_low, D_overshoot_high, D_overshoot_low, D_overshoot_time, Pulse_high, Pulse_low, Pulse_time, Vmeas, Cref, Rref, Cref_rising, Cref_falling, Rref_rising, Rref_falling, Vref_rising, Vref_falling, Vmeas_rising, Vmeas_falling, Rref_diff, Cref_diff</pre>
[Receiver Thresho	
[Add Submodel]	
[Driver Schedule]	
[Temperature Rang	je]
[Voltage Range]	
[Pullup Reference	
[Pulldown Referen	
[POWER Clamp Refe	erence]
[GND Clamp Refere	
[External Referen	
[TTgnd]	
[TTpower]	
[Pulldown]	
[Pullup]	
[GND Clamp]	
[POWER Clamp]	
[Rgnd]	
[Rpower]	
[Rac]	
[Cac]	
[On]	
[Off]	
[R Series]	
[L Series]	
[Rl Series]	
[C Series]	
[Lc Series]	
[Rc Series]	
[Series Current]	
[Series MOSFET]	Vds
[Ramp]	dV/dt_r, dV/dt_f, R_load

```
-- [Rising Waveform]
                                        R_fixture, V_fixture,
                                        V_fixture_min, V_fixture_max,
                                        C_fixture, L_fixture, R_dut,
                                        L_dut, C_dut
     -- [Falling Waveform]
                                        R_fixture, V_fixture,
                                        V fixture min, V fixture max,
                                        C_fixture, L_fixture, R_dut,
                                        L_dut, C_dut
      -- [Test Data]
                                        Test_data_type, Driver_model,
         _____
                                        Driver_model_inv, Test_load
           --[Rising Waveform Near]
           --[Falling Waveform Near]
           --[Rising Waveform Far]
           |--[Falling Waveform Far]
           |--[Diff Rising Waveform Near]
           --[Diff Falling Waveform Near]
           --[Diff Rising Waveform Far]
           --[Diff Falling Waveform Far]
           --[Test Load]
                                        Test_load_type, C1_near, Rs_near,
                                        Ls_near, C2_near, Rp1_near,
                                        Rp2_near, Td, Zo, Rp1_far,
                                        Rp2_far, C2_far, Ls_far, Rs_far,
                                        C1_far, V_term1, V_term2,
                                        Receiver_model,
                                        Receiver_model_inv, R_diff_near,
                                        R_diff_far
                                       Language, Corner, Parameters,
     -- [External Model]
         _____
                                        Ports, D_to_A, A_to_D
           -- [End External Model]
-- [Submodel]
                                        Submodel_type
   _____
     -- [Submodel Spec]
                                        V_trigger_r, V_trigger_f,
                                        Off_delay
     -- [POWER Pulse Table]
      -- [GND Pulse Table]
      -- [Pulldown]
     -- [Pullup]
     -- [GND Clamp]
     -- [POWER Clamp]
     -- [Ramp]
                                       dV/dt_r, dV/dt_f, R_load
                                       R_fixture, V_fixture,
     |-- [Rising Waveform]
                                       V_fixture_min, V_fixture_max,
                                       C_fixture, L_fixture, R_dut, L_dut,
                                       C_dut
     |-- [Falling Waveform]
                                       R_fixture, V_fixture,
                                       V_fixture_min, V_fixture_max,
                                       C_fixture, L_fixture, R_dut, L_dut,
                                       C_dut
```

```
-- [External Circuit]
                                  Language, Corner, Parameters,
   _____
                                  Ports, D_to_A, A_to_D
     |-- [End External Circuit]
-- [Define Package Model]
   _____
     |-- [Manufacturer]
     |-- [OEM]
     -- [Description]
     -- [Number Of Sections]
     -- [Number Of Pins]
     -- [Pin Numbers]
                                   Len, L, R, C, Fork, Endfork
     -- [Model Data]
        _____
          -- [Resistance Matrix]
                                 Banded_matrix, Sparse_matrix,
             -----
                                   Full_matrix
               |-- [Bandwidth]
              |-- [Row]
          -- [Inductance Matrix]
                                   Banded_matrix, Sparse_matrix,
             _____
                                   Full_matrix
               |-- [Bandwidth]
               |-- [Row]
           -- [Capacitance Matrix] Banded_matrix, Sparse_matrix,
             _____
                                   Full_matrix
              |-- [Bandwidth]
              |-- [Row]
          |-- [End Model Data]
     |-- [End Package Model]
|-- [End]
```

```
.pkg FILE
_____
  |-- File Header Section
     _____
       -- [IBIS Ver]
       |-- [Comment Char]
       |-- [File Name]
       -- [File Rev]
       -- [Date]
        -- [Source]
       -- [Notes]
       -- [Disclaimer]
       |-- [Copyright]
  |-- [Define Package Model]
      _____
       |-- [Manufacturer]
       -- [OEM]
       -- [Description]
       -- [Number Of Sections]
       -- [Number Of Pins]
       -- [Pin Numbers]
                                      Len, L, R, C, Fork, Endfork
       -- [Model Data]
           _____
             -- [Resistance Matrix]
                                      Banded_matrix, Sparse_matrix,
                                      Full_matrix
                _____
                 -- [Bandwidth]
                 |-- [Row]
                                      Banded_matrix, Sparse_matrix,
             -- [Inductance Matrix]
                _____
                                      Full_matrix
                  |-- [Bandwidth]
                 |-- [Row]
             -- [Capacitance Matrix]
                                      Banded_matrix, Sparse_matrix,
                ------
                                      Full_matrix
                  |-- [Bandwidth]
                  -- [Row]
             -- [End Model Data]
       |-- [End Package Model]
  |-- [End]
```

```
.ebd FILE
_____
 |-- File Header Section
    _____
      -- [IBIS Ver]
      |-- [Comment Char]
      |-- [File Name]
      -- [File Rev]
      -- [Date]
      -- [Source]
      -- [Notes]
      |-- [Disclaimer]
      |-- [Copyright]
  |-- [Begin Board Description]
     _____
      |-- [Manufacturer]
      -- [Number of Pins]
      -- [Pin List]
                               signal_name
      |-- [Path Description]
                               Len, L, R, C, Fork, Endfork, Pin,
                               Node
      |-- [Reference Designator Map]
      |-- [End Board Description]
 |-- [End]
_____
```

Section 4 FILE HEADER INFORMATION \_\_\_\_\_ Keyword: [IBIS Ver] Required: Yes Description: Specifies the IBIS template version. This keyword informs electronic parsers of the kinds of data types that are present in the file. Usage Rules: [IBIS Ver] must be the first keyword in any IBIS file. It is normally on the first line of the file, but can be preceded by comment lines that must begin with a " |". \_\_\_\_\_ [IBIS Ver] 4.2 Used for template variations Keyword: [Comment Char] Required: No Description: Defines a new comment character to replace the default "|" (pipe) character, if desired. The new comment character to be defined must be followed by Usage Rules: the underscore character and the letters "char". For example: "|\_char" redundantly redefines the comment character to be the pipe character. The new comment character is in effect only following the [Comment Char] keyword. The following characters MAY be used: ! " # \$ % & ' ( ) \* , : ; < > ? @ \ ^ ` { | } ~ Other Notes: The [Comment Char] keyword can be used anywhere in the file, as desired. \_\_\_\_\_ [Comment Char] | char Keyword: [File Name] Required: Yes Description: Specifies the name of the IBIS file. Usage Rules: The file name must conform to the rules in paragraph 3 of Section 3, GENERAL SYNTAX RULES AND GUIDELINES. In addition, the file name must use the extension ".ibs", ".pkg", or or ".ebd". The file name must be the actual name of the file. \_\_\_\_\_ ver4\_1.ibs [File Name] 

Keyword: [File Rev] Required: Yes Description: Tracks the revision level of a particular .ibs file. Usage Rules: Revision level is set at the discretion of the engineer defining the file. The following guidelines are recommended: 0.x silicon and file in development 1.xpre-silicon file data from silicon model only 2.x file correlated to accual since 3.x mature product, no more changes likely file correlated to actual silicon measurements \_\_\_\_\_ [File Rev] 1.0 Used for .ibs file variations \_\_\_\_\_ Keywords: [Date], [Source], [Notes], [Disclaimer], [Copyright] Required: No Description: Optionally clarifies the file. Usage Rules: The keyword arguments can contain blanks, and be of any format. The [Date] keyword argument is limited to a maximum of 40 characters, and the month should be spelled out for clarity. Because IBIS model writers may consider the information in these keywords essential to users, and sometimes legally required, design automation tools should make this information available. Derivative models should include this text verbatim. Any text following the [Copyright] keyword must be included in any derivative models verbatim. \_\_\_\_\_ June 2, 2006 [Date] The latest file revision date Put originator and the source of information here. For [Source] example: From silicon level SPICE model at Intel. From lab measurement at IEI. Compiled from manufacturer's data book at Quad Design, etc. [Notes] Use this section for any special notes related to the file. [Disclaimer] This information is for modeling purposes only, and is not | May vary by component guaranteed. [Copyright] Copyright 2006, XYZ Corp., All Rights Reserved \_\_\_\_\_ 

\_\_\_\_\_\_ Section 5 COMPONENT DESCRIPTION \_\_\_\_\_ \_\_\_\_\_ Keyword: [Component] Required: Yes Description: Marks the beginning of the IBIS description of the integrated circuit named after the keyword. Sub-Params: Si\_location, Timing\_location Usage Rules: If the .ibs file contains data for more than one component, each section must begin with a new [Component] keyword. The length of the component name must not exceed 40 characters, and blank characters are allowed. NOTE: Blank characters are not recommended due to usability issues. Si\_location and Timing\_location are optional and specify where the Signal Integrity and Timing measurements are made for the component. Allowed values for either subparameter are 'Die' or 'Pin'. The default location is at the 'Pin'. [Component] 7403398 MC452 Si location Pin Optional subparameters to give measurement Timing location Die | location positions \_\_\_\_\_ Keyword: [Manufacturer] Required: Yes Description: Specifies the name of the component's manufacturer. Usage Rules: The length of the manufacturer's name must not exceed 40 characters (blank characters are allowed, e.g., Texas Instruments). In addition, each manufacturer must use a consistent name in all .ibs files. \_\_\_\_\_ [Manufacturer] Intel Corp. 

==		=======================================	===================		
ĺ	Keyword:	[Package]			
İ	Required:	Yes			
I 	Description:			or the default packaging capacitance of the component pins.	
İ	Sub-Params:				
T	Jsage Rules:			st be specified. If data for the	
	Other Notes:	If RLC paramete	ers are availa	able, they must be noted with "NA". able for individual pins, they can der keyword [Pin]. The values	
		listed in the values defined complex package data overrides	[Pin] descript here. Use th e descriptions the values ir e data listed	tion section override the default ne [Package Model] keyword for more s. If defined, the [Package Model] n the [Package] keyword. under the [Package] keyword must	
	ackage]				
	variable	typ	min	max	
	okg	250.0m	225.0m	275.0m	
	okg	15.0nH	12.0nH	18.0nH	
C_F	pkg	18.0pF	15.0pF	20.0pF	
==		=======================================			
İ	Keyword:	[Pin]			
ł	Required:	· ·			
ίı	Description:		component's ]	I/O models to its various external	
ĺ	1	pin names and			
İ	Sub-Params:			pin, L_pin, C_pin	
jτ	Jsage Rules:	All pins on a	component must	be specified. The first column	
İ		must contain th	he pin name.	The second column, signal_name,	
Ì		gives the data	book name for	the signal on that pin. The	
				aps a pin to a specific I/O buffer	
				e. Each model_name must have a	
				selector name listed in a [Model]	
				below, unless it is a reserved	
		model name (PO	WER, GND, or N	JC).	
				be used for model or model	
		Selector hames	that reference	ce Series and Series_switch models.	
		Each line must	contain eithe	er three or six columns. A pin	
ĺ				y associates the pin's signal and	
ĺ				used to override the default	
ĺ				nder [Package]) FOR THAT PIN ONLY.	
İ			-	headers R_pin, L_pin, and C_pin	
İ		must be listed	. If "NA" is	in columns 4 through 6, the	
İ		default packag	ing values mus	st be used. The headers R_pin,	
İ		L_pin, and C_p	in may be list	ed in any order.	
İ					
		Column length	limits are:		
		[Pin]	5 characte	ers max	
		model_name	40 characte	ers max	
		signal_nam	e 40 characte	ers max	
		R_pin	9 characte	ers max	
ļ		L_pin	9 characte		
		C_pin	9 characte	ers max	

1	signai_	_name	model_name	R_pin	L_pin	C_pin
1	RAS0#		Buffer1	200.Om	5.0nH	2.0pF
2	RAS1#		Buffer2	209.Om		2.5pF
3	EN1#		Input1	NA	6.3nH	NA
4	A0		3-state			
5	DO		I/01			
6	RD#		Input2	310.Om	3.0nH	2.0pF
7	WR#		Input2			_ · · · F _
8	Al		I/02			
9	D1		I/02			
10	GND		GND	297 Om	6.7nH	3.4pF
11	RDY#		Input2	207.011	0./1111	5.101
12	GND		GND	270 Om	5.3nH	4.0pF
•	0112		0112	27010		
18	Vcc3		POWER			
19	NC		NC			
20	Vcc5		POWER	226.Om	NA	1.0pF
21	BAD1		Series_switch	.1	Illegal	assignment
22	BAD2		Series_select	orl	Illegal	assignment
Usage	Rules:	compone The pa	ckage model nam	e is limit	ed to 40	) characters. Spaces
			lowed in the na r initials to h			ald include the compan
Other	Notes:	will so to a [1 first. for a model same di must fo GENERA Use the indica compone [Define in the	natch in an ext is in an extern irectory as the ollow the rules L SYNTAX RULES e [Package Mode te which packag	ching pack Model] key not found ernal .pkg al .pkg fi .ibs file for file AND GUIDEL 1] keyword e model sh fication p ] keywords ing" secti	age mode word in , the EI file. le, it m . The f names gi INES. within ould be ermits as well on near	el name as the curren DA tool wil If the mat nust be loc ile names iven in Sec a [Compone: used for t ibs files . These a the end of

Keywords:	[Alternate Package Models], [End Alternate Package Models]
Required:	
Description:   Usage Rules:   	Used to select a package model from a list of package models. The [Alternate Package Models] keyword can be used in addition to the [Package Model] keyword. [Alternate Package Models] shall be used only for components that use the [Package Model] keyword.
	Each [Alternate Package Models] keyword specifies a set of alternate package model names for only one component, which is given by the previous [Component] keyword. The [Alternate Package Models] keyword shall not appear before the first [Component] keyword in an IBIS file. The [Alternate Package Models] keyword applies only to the [Component] section in which it appears, and must be followed by an [End Alternate Package Models] keyword.
	All alternate package model names must appear below the [Alternate Package Models] keyword, and above the following [End Alternate Package Models] keyword. The package model names listed under the [Alternate Package Models] must follow the rules of the package model names associated with the [Package Model] keyword. The package model names correspond to the names of package models defined by [Define Package Model] keywords. EDA tools may offer users a facility for choosing between the default package model and any of the alternate package models, when analyzing occurrences of the [Component].
	The package model named by [Package Model] can be optionally repeated in the [Alternate Package Models] list of names.
 [Alternate Pack	age Models]
208-pin_plastic 208-pin_ceramic	_PQFP_package-even_mode   Descriptive names are shown _PQFP_package-odd_mode _PQFP_package-even_mode _PQFP_package-odd_mode
 [End Alternate	Package Models]
Keyword:	[Pin Mapping]
Required: Description:	No Used to indicate the power and/or ground buses to which a
Sub-Params:	given driver, receiver or terminator is connected. pulldown_ref, pullup_ref, gnd_clamp_ref, power_clamp_ref,
Usage Rules:       	<pre>ext_ref The [Pin Mapping] keyword names the connections between POWER and/or GND pins and buffer and/or terminator voltage supply references using unique bus labels. All buses with identical labels are assumed to be connected with an ideal short. Each label must be associated with at least one pin whose model_name is POWER or GND. Bus labels must not exceed 15 characters.</pre>

Each line must contain either three, five or six entries. Use the reserved word NC where an entry is required but a bus connection is not made (see below).

The first column contains a pin name. Each pin name must match one of the pin names declared in the [Pin] section of the [Component].

For buffers and terminators, the remaining columns correspond to the voltage supply references for the named pin. Each [Model] supply reference is connected to a particular bus through a bus label in the corresponding column.

The second column, pulldown\_ref, designates the ground bus connections for the buffer or termination associated with that pin. The bus named under pulldown\_ref is associated with the [Pulldown] I-V table for non-ECL [Model]s. This is also the bus associated with the [GND Clamp] I-V table and the [Rgnd] model unless overridden by a label in the gnd\_clamp\_ref column.

The third column, pullup\_ref, designates the power bus connection for the buffer or termination. The bus named under pullup\_ref is associated with the [Pullup] table for non-ECL [Model]s (for ECL models, this bus is associated with the [Pulldown] table). This is also the bus label associated with the [POWER Clamp] I-V table and the [Rpower] model unless overridden by a label in the power\_clamp\_ref column.

The fourth and fifth columns, gnd\_clamp\_ref and power\_clamp\_ref, contain entries, if needed, to specify additional ground bus and power bus connections for clamps. Finally, the sixth column, ext\_ref, contains entries to specify external reference supply bus connections.

The usage of the columns changes for GND and POWER pins. For GND pins, the pulldown\_ref column contains the name of the bus to which the pin connects; the pullup\_ref column in this case must contain the reserved word NC. Similarly, for POWER (including external reference) pins, the pullup\_ref column contains the name of the bus to which the pin connects; the pulldown\_ref column in this case must contain the reserved word NC.

If the [Pin Mapping] keyword is present, then the bus connections for EVERY pin listed under the [Pin] keyword must be given.

If a pin has no connection, then both the pulldown\_ref and pullup\_ref subparameters for it will be NC.

	[Pi pul gnd pow		5 characters max
	versions, entries mu pulldown_r	[Pin Mapping st also exp ef, pullup_:	n models developed under previous IBIS g] lines which contain ext_ref column licitly include entries for the ref, gnd_clamp_ref and power_clamp_ref es can be NC, as explained above.
	gnd_clamp_ the line c	ref, power_	ata are specified, the headings clamp_ref and ext_ref must be used on ne [Pin Mapping] keyword. Otherwise, omitted.
[Pin Mapping] p	oulldown_ref	pullup_ref	<pre>gnd_clamp_ref power_clamp_ref ext_ref</pre>
 1 2	GNDBUS1 GNDBUS2	PWRBUS1 PWRBUS2	Signal pins and their associated   ground, power and external   reference connections
1 3 4 5	GNDBUS1 GNDBUS2 GNDBUS2	PWRBUS1 PWRBUS2 PWRBUS2	GNDCLMP PWRCLAMP GNDCLMP PWRCLAMP NC PWRCLAMP REFBUS1
6 7       .	GNDBUS2 GNDBUS2	PWRBUS2 PWRBUS2	GNDCLMP NC GNDCLMP NC REFBUS2 Some possible clamping connections are shown above for illustration purposes
11 12 13	GNDBUS1 GNDBUS1 GNDBUS1	NC NC NC	One set of ground connections. NC indicates no connection to power bus.
· 21 22 23	GNDBUS2 GNDBUS2 GNDBUS2	NC NC NC	Second set of ground connections
. 31 32 33	NC NC NC	PWRBUS1 PWRBUS1 PWRBUS1	One set of power connections.   NC indicates no connection to   ground bus.
41 42 43	NC NC NC	PWRBUS2 PWRBUS2 PWRBUS2	Second set of power connections
. 51 52 	GNDCLMP NC	NC PWRCLMP	Additional power connections   for clamps
. 71 72 	NC NC	REFBUS1 REFBUS2	External reference connections

| The following [Pin] list corresponds to the [Pin Mapping] shown above.

[Pin] signal\_name model\_name R\_pin L\_pin C\_pin

	0.1.11		Output hufferer
1	OUT1	output_buffer1	Output buffers
2	OUT2 IO3	output_buffer2	Input/output buffers
3 4	103 104	io_buffer1 io_buffer2	input/output bullers
4 5	SPECIAL1	ref_buffer1	Buffers with POWER CLAMP but no
6	SPECIALI SPECIAL2	io buffer term1	GND CLAMP I-V tables; two use
7	SPECIALZ SPECIAL3	ref_buffer2	external reference voltages
, 11	VSS1	GND	external reference vortages
12	VSS1 VSS1	GND	
13	VSS1	GND	
21	VSS2	GND	
22	VSS2	GND	
23	VSS2	GND	
31	VCC1	POWER	
32	VCC1	POWER	
33	VCC1	POWER	
41	VCC2	POWER	
42	VCC2	POWER	
43	VCC2	POWER	
51	VSSCLAMP	GND	Power connections for clamps
52	VCCCLAMP	POWER	
71	V_EXTREF1	POWER	External reference voltage pins
72	V_EXTREF2	POWER	
====			
	Keyword:	[Diff Pin]	
i	Pequired.	No	
   Des	Required:	No Associates differential	ning and defines their differential
   Des	Required: cription:	Associates differential	pins and defines their differential
   Des	-	Associates differential receiver threshold volta	pins and defines their differential age and differential driver timing
	-	Associates differential receiver threshold volta delays.	ge and differential driver timing
     Su	cription:	Associates differential receiver threshold volta delays. inv_pin, vdiff, tdelay_t	
     Su	cription:	Associates differential receiver threshold volta delays. inv_pin, vdiff, tdelay_t	age and differential driver timing cyp, tdelay_min, tdelay_max pin pairs. The first column, [Diff
     Su	cription:	Associates differential receiver threshold volta delays. inv_pin, vdiff, tdelay_t Enter only differential Pin], contains a non-inv	age and differential driver timing cyp, tdelay_min, tdelay_max pin pairs. The first column, [Diff
     Su	cription:	Associates differential receiver threshold volta delays. inv_pin, vdiff, tdelay_t Enter only differential Pin], contains a non-inv inv_pin, contains the co	age and differential driver timing cyp, tdelay_min, tdelay_max pin pairs. The first column, [Diff verting pin name. The second column,
     Su	cription:	Associates differential receiver threshold volta delays. inv_pin, vdiff, tdelay_t Enter only differential Pin], contains a non-inv inv_pin, contains the co I/O output. Each pin na previously in the [Pin]	age and differential driver timing typ, tdelay_min, tdelay_max pin pairs. The first column, [Diff verting pin name. The second column, prresponding inverting pin name for ame must match the pin names declared section of the IBIS file. The third
     Su	cription:	Associates differential receiver threshold volta delays. inv_pin, vdiff, tdelay_t Enter only differential Pin], contains a non-inv inv_pin, contains the co I/O output. Each pin na previously in the [Pin] column, vdiff, contains	age and differential driver timing typ, tdelay_min, tdelay_max pin pairs. The first column, [Diff verting pin name. The second column, presponding inverting pin name for ame must match the pin names declared section of the IBIS file. The third the specified differential receiver
     Su	cription:	Associates differential receiver threshold volta delays. inv_pin, vdiff, tdelay_t Enter only differential Pin], contains a non-inv inv_pin, contains the co I/O output. Each pin na previously in the [Pin] column, vdiff, contains threshold voltage betwee	age and differential driver timing typ, tdelay_min, tdelay_max pin pairs. The first column, [Diff verting pin name. The second column, presponding inverting pin name for ame must match the pin names declared section of the IBIS file. The third the specified differential receiver en the inverting and non-inverting
     Su	cription:	Associates differential receiver threshold volta delays. inv_pin, vdiff, tdelay_t Enter only differential Pin], contains a non-inv inv_pin, contains the co I/O output. Each pin na previously in the [Pin] column, vdiff, contains threshold voltage betwee pins for Input or I/O mo	age and differential driver timing typ, tdelay_min, tdelay_max pin pairs. The first column, [Diff verting pin name. The second column, prresponding inverting pin name for ame must match the pin names declared section of the IBIS file. The third the specified differential receiver en the inverting and non-inverting odel types. The fourth, fifth, and
     Su	cription:	Associates differential receiver threshold volta delays. inv_pin, vdiff, tdelay_t Enter only differential Pin], contains a non-inv inv_pin, contains the co I/O output. Each pin na previously in the [Pin] column, vdiff, contains threshold voltage betwee pins for Input or I/O mo sixth columns, tdelay_ty	age and differential driver timing typ, tdelay_min, tdelay_max pin pairs. The first column, [Diff verting pin name. The second column, presponding inverting pin name for ame must match the pin names declared section of the IBIS file. The third the specified differential receiver en the inverting and non-inverting odel types. The fourth, fifth, and rp, tdelay_min, and tdelay_max,
     Su	cription:	Associates differential receiver threshold volta delays. inv_pin, vdiff, tdelay_t Enter only differential Pin], contains a non-inv inv_pin, contains the co I/O output. Each pin na previously in the [Pin] column, vdiff, contains threshold voltage betwee pins for Input or I/O mo sixth columns, tdelay_ty contain launch delays of	age and differential driver timing typ, tdelay_min, tdelay_max pin pairs. The first column, [Diff verting pin name. The second column, presponding inverting pin name for ame must match the pin names declared section of the IBIS file. The third the specified differential receiver en the inverting and non-inverting odel types. The fourth, fifth, and rp, tdelay_min, and tdelay_max, the non-inverting pins relative to
     Su	cription:	Associates differential receiver threshold volta delays. inv_pin, vdiff, tdelay_t Enter only differential Pin], contains a non-inv inv_pin, contains the co I/O output. Each pin na previously in the [Pin] column, vdiff, contains threshold voltage betwee pins for Input or I/O mo sixth columns, tdelay_ty contain launch delays of the inverting pins. All	age and differential driver timing typ, tdelay_min, tdelay_max pin pairs. The first column, [Diff verting pin name. The second column, presponding inverting pin name for ame must match the pin names declared section of the IBIS file. The third the specified differential receiver en the inverting and non-inverting odel types. The fourth, fifth, and rp, tdelay_min, and tdelay_max, the non-inverting pins relative to of the numerical entries may be a
     Su	cription:	Associates differential receiver threshold volta delays. inv_pin, vdiff, tdelay_t Enter only differential Pin], contains a non-inv inv_pin, contains the co I/O output. Each pin na previously in the [Pin] column, vdiff, contains threshold voltage betwee pins for Input or I/O mo sixth columns, tdelay_ty contain launch delays of	age and differential driver timing typ, tdelay_min, tdelay_max pin pairs. The first column, [Diff verting pin name. The second column, presponding inverting pin name for ame must match the pin names declared section of the IBIS file. The third the specified differential receiver en the inverting and non-inverting odel types. The fourth, fifth, and rp, tdelay_min, and tdelay_max, the non-inverting pins relative to of the numerical entries may be a
     Su	cription:	Associates differential receiver threshold volta delays. inv_pin, vdiff, tdelay_t Enter only differential Pin], contains a non-inv inv_pin, contains the co I/O output. Each pin na previously in the [Pin] column, vdiff, contains threshold voltage betwee pins for Input or I/O mo sixth columns, tdelay_ty contain launch delays of the inverting pins. All positive, zero, or negat	age and differential driver timing typ, tdelay_min, tdelay_max pin pairs. The first column, [Diff verting pin name. The second column, presponding inverting pin name for ame must match the pin names declared section of the IBIS file. The third the specified differential receiver en the inverting and non-inverting odel types. The fourth, fifth, and rp, tdelay_min, and tdelay_max, the non-inverting pins relative to of the numerical entries may be a tive number.
     Su	cription:	Associates differential receiver threshold volta delays. inv_pin, vdiff, tdelay_t Enter only differential Pin], contains a non-inv inv_pin, contains the co I/O output. Each pin na previously in the [Pin] column, vdiff, contains threshold voltage betwee pins for Input or I/O mo sixth columns, tdelay_ty contain launch delays of the inverting pins. All positive, zero, or negat	age and differential driver timing typ, tdelay_min, tdelay_max pin pairs. The first column, [Diff verting pin name. The second column, presponding inverting pin name for ame must match the pin names declared section of the IBIS file. The third the specified differential receiver en the inverting and non-inverting odel types. The fourth, fifth, and rp, tdelay_min, and tdelay_max, the non-inverting pins relative to of the numerical entries may be a tive number. or I/O model types, the differential
     Su	cription:	Associates differential receiver threshold volta delays. inv_pin, vdiff, tdelay_t Enter only differential Pin], contains a non-inv inv_pin, contains the co I/O output. Each pin na previously in the [Pin] column, vdiff, contains threshold voltage betwee pins for Input or I/O mo sixth columns, tdelay_ty contain launch delays of the inverting pins. All positive, zero, or negat For differential Input of input threshold (vdiff)	age and differential driver timing typ, tdelay_min, tdelay_max pin pairs. The first column, [Diff verting pin name. The second column, presponding inverting pin name for ame must match the pin names declared section of the IBIS file. The third the specified differential receiver en the inverting and non-inverting odel types. The fourth, fifth, and rp, tdelay_min, and tdelay_max, the non-inverting pins relative to of the numerical entries may be a tive number.
     Su	cription:	Associates differential receiver threshold volta delays. inv_pin, vdiff, tdelay_t Enter only differential Pin], contains a non-inv inv_pin, contains the co I/O output. Each pin na previously in the [Pin] column, vdiff, contains threshold voltage betwee pins for Input or I/O mo sixth columns, tdelay_ty contain launch delays of the inverting pins. All positive, zero, or negat	age and differential driver timing typ, tdelay_min, tdelay_max pin pairs. The first column, [Diff verting pin name. The second column, presponding inverting pin name for ame must match the pin names declared section of the IBIS file. The third the specified differential receiver en the inverting and non-inverting odel types. The fourth, fifth, and rp, tdelay_min, and tdelay_max, the non-inverting pins relative to of the numerical entries may be a tive number. or I/O model types, the differential
   Su   Usa                     	scription: ub-Params: uge Rules:	Associates differential receiver threshold volta delays. inv_pin, vdiff, tdelay_t Enter only differential Pin], contains a non-inv inv_pin, contains the co I/O output. Each pin na previously in the [Pin] column, vdiff, contains threshold voltage betwee pins for Input or I/O mo sixth columns, tdelay_ty contain launch delays of the inverting pins. All positive, zero, or negat For differential Input of input threshold (vdiff) for Vinh and Vinl.	age and differential driver timing typ, tdelay_min, tdelay_max pin pairs. The first column, [Diff verting pin name. The second column, presponding inverting pin name for ame must match the pin names declared section of the IBIS file. The third the specified differential receiver en the inverting and non-inverting odel types. The fourth, fifth, and the non-inverting pins relative to of the numerical entries may be a tive number. or I/O model types, the differential overrides and supersedes the need
   Su   Usa                     	cription:	Associates differential receiver threshold volta delays. inv_pin, vdiff, tdelay_t Enter only differential Pin], contains a non-inv inv_pin, contains the co I/O output. Each pin na previously in the [Pin] column, vdiff, contains threshold voltage betwee pins for Input or I/O mo sixth columns, tdelay_ty contain launch delays of the inverting pins. All positive, zero, or negat For differential Input of input threshold (vdiff) for Vinh and Vinl. The output pin polarity	age and differential driver timing typ, tdelay_min, tdelay_max pin pairs. The first column, [Diff verting pin name. The second column, presponding inverting pin name for ame must match the pin names declared section of the IBIS file. The third the specified differential receiver en the inverting and non-inverting odel types. The fourth, fifth, and rp, tdelay_min, and tdelay_max, the non-inverting pins relative to of the numerical entries may be a tive number. or I/O model types, the differential
   Su   Usa                     	scription: ub-Params: uge Rules:	Associates differential receiver threshold volta delays. inv_pin, vdiff, tdelay_t Enter only differential Pin], contains a non-inv inv_pin, contains the co I/O output. Each pin na previously in the [Pin] column, vdiff, contains threshold voltage betwee pins for Input or I/O mo sixth columns, tdelay_ty contain launch delays of the inverting pins. All positive, zero, or negat For differential Input of input threshold (vdiff) for Vinh and Vinl. The output pin polarity the [Model] Polarity spe	age and differential driver timing typ, tdelay_min, tdelay_max pin pairs. The first column, [Diff verting pin name. The second column, presponding inverting pin name for ame must match the pin names declared section of the IBIS file. The third the specified differential receiver en the inverting and non-inverting odel types. The fourth, fifth, and rp, tdelay_min, and tdelay_max, the non-inverting pins relative to of the numerical entries may be a tive number. or I/O model types, the differential overrides and supersedes the need specification in the table overrides
   Su   Usa                     	scription: ub-Params: uge Rules:	Associates differential receiver threshold volta delays. inv_pin, vdiff, tdelay_t Enter only differential Pin], contains a non-inv inv_pin, contains the co I/O output. Each pin na previously in the [Pin] column, vdiff, contains threshold voltage betwee pins for Input or I/O mo sixth columns, tdelay_ty contain launch delays of the inverting pins. All positive, zero, or negat For differential Input of input threshold (vdiff) for Vinh and Vinl. The output pin polarity the [Model] Polarity spe [Diff Pin] column is Nor column is Inverting. Th	age and differential driver timing typ, tdelay_min, tdelay_max pin pairs. The first column, [Diff verting pin name. The second column, presponding inverting pin name for ame must match the pin names declared section of the IBIS file. The third the specified differential receiver en the inverting and non-inverting odel types. The fourth, fifth, and rp, tdelay_min, and tdelay_max, the non-inverting pins relative to of the numerical entries may be a tive number. or I/O model types, the differential overrides and supersedes the need specification in the table overrides ecification such that the pin in the
   Su   Usa                     	scription: ub-Params: uge Rules:	Associates differential receiver threshold volta delays. inv_pin, vdiff, tdelay_t Enter only differential Pin], contains a non-inv inv_pin, contains the co I/O output. Each pin na previously in the [Pin] column, vdiff, contains threshold voltage betwee pins for Input or I/O mo sixth columns, tdelay_ty contain launch delays of the inverting pins. All positive, zero, or negat For differential Input of input threshold (vdiff) for Vinh and Vinl. The output pin polarity the [Model] Polarity spe [Diff Pin] column is Nor	age and differential driver timing typ, tdelay_min, tdelay_max pin pairs. The first column, [Diff verting pin name. The second column, presponding inverting pin name for ame must match the pin names declared section of the IBIS file. The third the specified differential receiver en the inverting and non-inverting odel types. The fourth, fifth, and up, tdelay_min, and tdelay_max, the non-inverting pins relative to of the numerical entries may be a tive number. or I/O model types, the differential overrides and supersedes the need specification in the table overrides ecification such that the pin in the n-Inverting and the pin in the inv_pin

The column length limits are: [Diff Pin] 5 characters max inv\_pin 5 characters max vdiff 9 characters max tdelay\_typ 9 characters max tdelay\_min 9 characters max tdelay\_max 9 characters max

Each line must contain either four or six columns. Using four columns is an equivalent of entering "NA"s in the fifth and sixth columns. An "NA" in the vdiff column will be interpreted as a 200 mV default differential receiver threshold. "NA"s in the tdelay\_typ, or tdelay\_min columns are interpreted as 0 ns. If "NA" appears in the tdelay\_max column, its value is interpreted as the tdelay\_typ value. When using six columns, the headers tdelay\_min and tdelay\_max must be listed. Entries for the tdelay\_min column are based on minimum magnitudes; and tdelay\_max column, maximum magnitudes. One entry of vdiff, regardless of its polarity, is used for difference magnitudes.

The positioning of numerical entries and/or "NA" must not be used as an indication for the model type. The model type is determined by the model type parameter inside the [Model]s referenced by the [Diff Pin] keyword, regardless of what the [Diff Pin]'s entries are. The simulator may ignore the vdiff or the tdelay\_\*\*\* parameters if not needed by the model type of the [Model], or use the default values defined above if they are needed but not provided in the [Diff Pin] keyword. For example, an "NA" in the third column (vdiff) does not imply that the model type is Output, or three "NA"-s in the tdelay columns does not mean that the model type is Input.

Note that the starting point of the flight time measurements will occur when the differential driver's output waveforms are crossing, i.e. when the differential output voltage is zero, and consequently Vmeas, if defined will be ignored.

[Diff Pin] inv\_pin vdiff tdelay\_typ tdelay\_min tdelay\_max 3 4 150mV -1ns 0ns -2ns | For Input, tdelay\_typ/min/max ignored For Output, vdiff ignored 7 8 0V 1ns NA NA 16 15 200mV 1ns For Input, tdelay\_typ ignored For Output, vdiff ignored and tdelay\_min = Ons and tdelay\_max = 1ns For I/O, tdelay\_min = Ons and tdelay\_max = 1ns 9 10 NA NA NA NA 22 21 NA NA | For Input, vdiff = 200 mV For Output, tdelay\_typ/min/max = Ons vdiff = 200 mV and tdelay\_typ/min/max = 0ns For I/O, 20 19 0V NA For Output, vdiff ignored and tdelay\_typ/min/max = Ons For I/O, tdelay\_typ/min/max = 0ns \_\_\_\_\_\_ Keyword: [Series Pin Mapping] Required: No Description: Used to associate two pins joined by a series model. Sub-Params: pin 2, model name, function table group Usage Rules: Enter only series pin pairs. The first column, [Series Pin Mapping], contains the series pin for which input impedances are measured. The second column, pin\_2, contains the other connection of the series model. Each pin must match the pin names declared previously in the [Pin] section of the IBIS file. The third column, model\_name, associates models of type Series or Series\_switch, or model selectors containing references to models of type Series or Series\_switch for the pair of pins in the first two columns. Each model name must have a corresponding model or model selector name listed in a [Model] or [Model Selector] keyword below. The usage of reserved model names (POWER, GND, or NC) within the [Series Pin Mapping] keyword is not allowed. The fourth column, function\_table\_group, contains an alphanumeric designator string to associate those sets of Series\_switch pins that are switched together. Each line must contain either three or four columns. When using four columns, the header function\_table\_group must be listed. One possible application is to model crossbar switches where the straight through On paths are indicated by one designator and the cross over On paths are indicated by another designator. If the model referenced is a Series model, then the function\_table\_group entry is omitted.

	[Series ] pin_2 model_nam	ength limits are Pin Mapping] ne _table_group	5 cha 5 cha 40 cha	aracters max aracters max aracters max aracters max
Other Notes:	then the orde Mapping] and	er of the pins i pin_2 entries m	s import ust be i	etrical series model, cant. The [Series Pin in the columns that che referenced model.
	package parage capacitance of model_names the model_names the by the [Serie model or rese models. Norm Model_type is model may con describe both circuitry the Input, I/O or	sitics and any o or clamping circ nat is reference under the [Pin] es Pin Mapping] erved model exce mally the pins w s 'Terminator'. ntain Terminator n the capacitanc at may exist on r Output models	ther ele auitry and a in the keyword keyword apt for S will refe For exa models are on eac each pir may exis	paths between pins. The ements such as additional re defined by the e [Pin] keyword. The that are also referenced may include any legal Series and Series_switch erence a [Model] whose ample, a Series_switch on EACH of the pins to ch pin and some clamping h. In a similar manner, st on each pin of a ifferential termination.
     [Series Pin Map	[Series Pin I perhaps diffe between the s	Mapping] keyword erent models or same, or any ark	. This model se pitrary p	than one entry under the allows for multiple and electors to be placed oin pair combinations. 
	ping] pin_z	model_name	I une t	
2	3	CBTSeries	1	Four independent groups
5	б	CBTSeries	2	
9	8	CBTSeries	3	
	1 1	CBTSeries	4	
12	11	021001100		
12			5	Straight through path
12   22	23	CBTSeries	5	Straight through path
12   22 25	23 26	CBTSeries CBTSeries	5	
12   22	23	CBTSeries		Straight through path   Cross over path
12   22 25 22	23 26 26	CBTSeries CBTSeries CBTSeries	5 6 6	
12 22 25 22 25 32	23 26 26 23 33	CBTSeries CBTSeries CBTSeries CBTSeries Fixed_series	5 6 6	Cross over path
12 22 25 22 25 32 =======================	23 26 26 23 33 =========================	CBTSeries CBTSeries CBTSeries CBTSeries Fixed_series ch Groups]	5 6 6	Cross over path   No group needed
12 22 25 22 25 32 =======================	23 26 26 23 33 <b>:=================================</b>	CBTSeries CBTSeries CBTSeries CBTSeries Fixed_series ch Groups] tion_table_group	5 6 6	Cross over path   No group needed
12 22 25 22 25 32 =======================	23 26 26 23 33 <b>:=================================</b>	CBTSeries CBTSeries CBTSeries CBTSeries Fixed_series ch Groups] tion_table_group Mapping] he allowable swi cribed using the	5 6 6 • column tching c • names c	Cross over path   No group needed data is present under combinations of series of the groups in the
12 22 25 22 25 32 =======================	23 26 26 23 33 <b>:=================================</b>	CBTSeries CBTSeries CBTSeries CBTSeries Fixed_series ch Groups] tion_table_group Mapping] he allowable swi cribed using the	5 6 6 • column tching c • names c	Cross over path   No group needed data is present under combinations of series

since the undefined states are presumed to be opposite of the explicitly defined states. The state line is terminated with the slash '/', even if it extends over several lines to fit within the 120 character column width restriction. The group names in the function table group are used to associate switches whose switching action is synchronized by a common control function. The first line defines the assumed (default) state of the set of series switches. Other sets of states are listed and can be selected through a user interface or through automatic control. \_\_\_\_\_ [Series Switch Groups] Function Group States On 1 2 3 4 / | Default setting is all switched On Off 1 2 3 4 / | All Off setting On 1 / | Other possible combinations below On 2 / On 3 / On 4 / On 1 2 / On 1 3 / On 1 4 / On 2 3 / On 2 4 / On 3 4 / On 1 2 3 / On 1 2 4 / On 1 3 4 / On 2 3 4 / | Off 4 / | The last four lines above could have been replaced Off 3 / | with these four lines with the same meaning. Off 2 / | Off 1 / On 5 / Crossbar switch straight through connection On 6 / Crossbar cross over connection Off 5 6 / Crossbar open switches \_\_\_\_\_ Keyword: [Model Selector] Required: No Description: Used to pick a [Model] from a list of [Model]s for a pin which uses a programmable buffer. A programmable buffer must have an individual [Model] section Usage Rules: for each one of its modes used in the .ibs file. The names of these [Model]s must be unique and can be listed under the [Model Selector] keyword and/or pin list. The name of the [Model Selector] keyword must match the corresponding model name listed under the [Pin] or [Series Pin Mapping] keyword and must not contain more than 40 characters. A .ibs file must contain enough [Model Selector] keywords to cover all of the model selector names specified under the [Pin] and [Series Pin Mapping] keywords.

The section under the [Model Selector] keyword must have two fields. The two fields must be separated by at least one white space. The first field lists the [Model] name (up to 40 characters long). The second field contains a short description of the [Model] shown in the first field. The contents and format of this description is not standardized, however it shall be limited in length so that none of the descriptions exceed the 120-character length of the line that it started on. The purpose of the descriptions is to aid the user of the EDA tool in making intelligent buffer mode selections and it can be used by the EDA tool in a user interface dialog box as the basis of an interactive buffer selection mechanism.

The first entry under the [Model Selector] keyword shall be considered the default by the EDA tool for all those pins which call this [Model Selector].

The operation of this selection mechanism implies that a group of pins which use the same programmable buffer (i.e., model selector name) will be switched together from one [Model] to another. Therefore, if two groups of pins, for example an address bus and a data bus, use the same programmable buffer, and the user must have the capability to configure them independently, one can use two [Model Selector] keywords with unique names and the same list of [Model] keywords; however, the usage of the [Model Selector] is not limited to these examples. Many other combinations are possible.

 [Pin] 	signal_name	model_name	R_pin	L_pin	C_pin
1	RAS0#	Progbuffer1	200.Om	5.0nH	2.0pF
2	EN1#	Input1	NA	6.3nH	NA
3	A0	3-state			
4	D0	Progbuffer2			
5	D1	Progbuffer2	320.Om	3.lnH	2.2pF
6	D2	Progbuffer2			
7	RD#	Input2	310.Om	3.0nH	2.0pF
18 18	Vcc3	POWER			
[Model	Selector]	Progbuffer1			
OUT_2	2 mA buffer	without slew ra	te contr	ol	
OUT_4	4 mA buffer	without slew ra	te contr	ol	
OUT_6		without slew ra		ol	
	4 mA buffer				
OUT_6S 	6 mA buffer	with slew rate of	control		

[Model Se] 	lecto	pr]	Progbuffer2
OUT_2	2	mA buffer	without slew rate control
OUT_6	6	mA buffer	without slew rate control
OUT_6S	б	mA buffer	with slew rate control
OUT_8S	8	mA buffer	with slew rate control
OUT_10S	10	mA buffer	with slew rate control
========		=========	
========	====	=========	

\_\_\_\_\_ \_\_\_\_\_\_ Section 6 MODEL STATEMENT \_\_\_\_\_\_ \_\_\_\_\_ Keyword: [Model] Required: Yes Description: Used to define a model, and its attributes. Sub-Params: Model\_type, Polarity, Enable, Vinl, Vinh, C\_comp, C\_comp\_pullup, C\_comp\_pulldown, C\_comp\_power\_clamp, C\_comp\_gnd\_clamp, Vmeas, Cref, Rref, Vref Each model type must begin with the keyword [Model]. The Usage Rules: model name must match the one that is listed under a [Pin], [Model Selector] or [Series Pin Mapping] keyword and must not contain more than 40 characters. A .ibs file must contain enough [Model] keywords to cover all of the model names specified under the [Pin], [Model Selector] and [Series Pin Mapping] keywords, except for those model names that use reserved words (POWER, GND and NC). Model\_type must be one of the following: Input, Output, I/O, 3-state, Open\_drain, I/O\_open\_drain, Open\_sink, I/O\_open\_sink, Open\_source, I/O\_open\_source, Input\_ECL, Output\_ECL, I/O\_ECL, 3-state\_ECL, Terminator, Series, and Series\_switch. For true differential models documented under Section 6b, Model\_type must be one of the following: Input\_diff, Output\_diff, I/O\_diff, and 3-state\_diff Special usage rules apply to the following. Some definitions are included for clarification: Input These model types must have Vinl and Vinh I/O defined. If they are not defined, the I/O\_open\_drain parser issues a warning and the default values of Vinl = 0.8 V and Vinh = 2.0 V I/O\_open\_sink I/O\_open\_source are assumed. Input\_ECL These model types must have Vinl and Vinh I/O ECL defined. If they are not defined, the parser issues a warning and the default values of Vinl = -1.475 V and Vinh = -1.165 V are assumed. Terminator This model type is an input-only model that can have analog loading effects on the circuit being simulated but has no digital logic thresholds. Examples of terminators are: capacitors, termination diodes, and pullup resistors.

Output	This model type indicates that an output always sources and/or sinks current and cannot be disabled.	
3-state	This model type indicates that an output can be disabled, i.e., put into a high impedance state.	
Open_sink Open_drain	These model types indicate that the output has an OPEN side (do not use the [Pullup] keyword, or if it must be used, set I = 0 mA for all voltages specified) and the output SINKS current. Open_drain model type is retained for backward compatibility.	
Open_source	This model type indicates that the output has an OPEN side (do not use the [Pulldown] keyword, or if it must be used, set I = 0 mA for all voltages specified) and the output SOURCES current.	
Input_ECL Output_ECL I/O_ECL 3-state_ECL	These model types specify that the model represents an ECL type logic that follows different conventions for the [Pulldown] keyword.	
Series	This model type is for series models that can be described by [R Series], [L Series], [Rl Series], [C Series], [Lc Series], [Rc Series], [Series Current] and [Series MOSFET] keywords.	
Series_switch	This model type is for series switch models that can be described by [On], [Off], [R Series], [L Series], [Rl Series], [C Series], [Lc Series], [Rc Series], [Series Current] and [Series MOSFET] keywords.	
Input_diff Output_diff I/O_diff 3-state_diff	These model types specify that the model defines a true differential model available directly through the [External Model] keyword documented in Section 6b.	
The Model_type sub	parameter is required.	
The C_comp subparameter is required only when C_comp_pullup, C_comp_pulldown, C_comp_power_clamp, and C_comp_gnd_clamp are not present. If the C_comp subparameter is not present, at		

least one of the C\_comp\_pullup, C\_comp\_pulldown, C\_comp\_power\_clamp, or C\_comp\_gnd\_clamp subparameters is required. It is not illegal to include the C\_comp subparameter together with one or more of the remaining C\_comp\_\* subparameters, but in that case the simulator will have to make a decision whether to use C\_comp or the C\_comp\_pullup, C\_comp\_pulldown, C\_comp\_power\_clamp, and C\_comp\_gnd\_clamp subparameters. Under no circumstances should the simulator use the value of C\_comp simultaneously with the values of the other C\_comp\_\* subparameters.

C\_comp\_pullup, C\_comp\_pulldown, C\_comp\_power\_clamp, and C\_comp\_gnd\_clamp are intended to represent the parasitic capacitances of those structures whose I-V characteristics are described by the [Pullup], [Pulldown], [POWER Clamp] and [GND Clamp] I-V tables. For this reason, the simulator should generate a circuit netlist so that, if defined, each of the C\_comp\_\* capacitors are connected in parallel with their corresponding I-V tables, whether or not the I-V table exists. That is, the C\_comp\_\* capacitors are positioned between the signal pad and the nodes defined by the [Pullup Reference], [Pulldown Reference], [POWER Clamp Reference] and [GND Clamp Reference] keywords, or the [Voltage Range] keyword and GND.

The C\_comp and C\_comp\_\* subparameters define die capacitance. These values should not include the capacitance of the package. C\_comp and C\_comp\_\* are allowed to use "NA" for the min and max values only.


The Polarity, Enable, Vinl, Vinh, Vmeas, Cref, Rref, and Vref subparameters are optional.

Also, optional Rref\_diff and Cref\_diff subparameters discussed further in Section 6b support the true differential buffer timing test loads. They are used only when the [Diff Pin] keyword connects two models, and each buffer references the same model. The Rref\_diff and Cref\_diff subparameters can be used with the Rref, Cref, and Vref subparameters for a combined differential and signal-ended timing test load. Single-ended test loads are permitted for differential applications.

The Rref\_diff and Cref\_diff are recognized only when the [Diff Pin] keyword connects the models. This applies for the true differential buffers in Section 6b and also for differential buffers using identical single-ended models.

The Polarity subparameter can be defined as either Non-Inverting or Inverting, and the Enable subparameter can be defined as either Active-High or Active-Low.

The Cref and Rref subparameters correspond to the test load that the semiconductor vendor uses when specifying the propagation delay and/or output switching time of the model. The Vmeas subparameter is the timing reference voltage level that the semiconductor vendor uses for the model. Include Cref, Rref, Vref, and Vmeas information to facilitate board-level timing simulation. The assumed connections for Cref, Rref, and Vref are shown in the following diagram:



| variable typ min max C\_comp 7.0pF 5.0pF 9.0pF 3.5pF | These four can be C\_comp\_pullup 3.0pF 2.5pF C comp pulldown 2.0pF 1.5pF 2.5pF | used instead of C comp power clamp 1.0pF 0.5pF 1.5pF | C comp C comp qnd clamp 1.0pF 0.5pF 1.5pF For a single-ended or true differential buffer (in Section 6b) [Model] External\_Model\_Diff Model\_type I/O\_diff | Requires [External Model] Polarity Non-Inverting Enable Active-High | The [Diff Pin] vdiff value overrides the thresholds below Vinl = 0.8VInput logic "low" DC voltage, if any Vinh = 2.0VInput logic "high" DC voltage, if any The true differential measurement point is at the crossover voltage The Vmeas value is overridden Reference voltage for timing measurements Vmeas = 1.5VSingle-ended timing test load is still permitted Timing specification test load capacitance value Cref = 5pFRref = 500Timing specification test load resistance value Vref = 0Timing specification test load voltage These new subparameters are permitted for single-ended differential operation based on the [Diff Pin] keyword Rref diff = 100Timing specification differential resistance value  $Cref_diff = 5pF$ | Timing specification differential capacitance value \_\_\_\_\_ Keyword: [Model Spec] Required: No Sub-Params: Vinh, Vinl, Vinh+, Vinh-, Vinl+, Vinl-, S\_overshoot\_high, S\_overshoot\_low, D\_overshoot\_high, D\_overshoot\_low, D overshoot time, Pulse high, Pulse low, Pulse time, Vmeas, Vref, Cref, Rref, Cref\_rising, Cref\_falling, Rref\_rising, Rref\_falling, Vref\_rising, Vref\_falling, Vmeas\_rising, Vmeas\_falling, Rref\_diff, Cref\_diff Description: The [Model Spec] keyword defines four columns under which specification subparameters are defined. The following subparameters are defined: Input voltage threshold high Vinh Vinl Input voltage threshold low Vinh+ Hysteresis threshold high max Vt+ Vinh-Hysteresis threshold high min Vt+ Vinl+ Hysteresis threshold low max Vt-Hysteresis threshold low min Vt-Vinl-S\_overshoot\_high Static overshoot high voltage Static overshoot low voltage S\_overshoot\_low D overshoot high Dynamic overshoot high voltage D overshoot low Dynamic overshoot low voltage D overshoot time Dynamic overshoot time Pulse high Pulse immunity high voltage Pulse immunity low voltage Pulse low

Pulse_time Vmeas Vref Cref Rref Cref_rising	Pulse immunity time Measurement voltage for timing measurements Timing specification test load voltage Timing specification capacitive load Timing specification resistance load Timing specification capacitive load for rising edges
Cref_falling	Timing specification capacitive load for falling edges
Rref_rising	Timing specification resistance load for rising edges
Rref_falling	Timing specification resistance load for falling edges
Vref_rising	Timing specification test load voltage for rising edges
Vref_falling	Timing specification test load voltage for falling edges
Vmeas_rising	Measurement voltage for rising edge timing measurements
Vmeas_falling	Measurement voltage for falling edge timing measurements
Rref_diff	Timing specification differential resistance load
Cref_diff	Timing specification differential capacitive load

Usage Rules: [Model Spec] must follow all subparameters under the [Model] keyword and precede all other keywords of a model.

For each subparameter contained in the first column, the remaining three hold its typical, minimum and maximum values. The entries of typical, minimum and maximum must be placed on a single line and must be separated by at least one white space. All four columns are required under the [Model Spec] keyword. However, data is required only in the typical column. If minimum and/or maximum values are not available, the reserved word "NA" must be used indicating the typical value by default.


The minimum and maximum values are used for specifications subparameter values that may track the min and max operation conditions of the [Model]. For example, some subparameter values might change with the [Voltage Range] settings for each column.

Unless noted below, no subparameter requires having present any other subparameter.

Vinh, Vinl rules:

The threshold subparameter lines provide additional min and max column values, if needed. The typ column values are still required and would be expected to override the Vinh and Vinl subparameter values specified elsewhere. Note: the syntax rule that require inserting Vinh and Vinl under models remains unchanged even if the values are defined under the [Model Spec] keyword. Vinh+, Vinh-, Vinl+, Vinl- rules:

The four hysteresis subparameters (used for Schmitt trigger inputs for defining two thresholds for the rising edges and two thresholds for falling edges) must all be defined before independent input thresholds for rising and falling edges of the hysteresis threshold rules become effective. Otherwise the standard threshold subparameters remain in effect. The hysteresis thresholds shall be at the Vinh+ and Vinh- values for a low-to-high transition, and at the Vinl+ and Vinlvalues for a high-to-low transition.




Time -->


S\_overshoot\_high, S\_overshoot\_low rules:

The static overshoot subparameters provide the DC voltage values for which the model is no longer guaranteed to function correctly. Typically these are voltages that would cause the physical component to be destroyed.

D\_overshoot\_high, D\_overshoot\_low, D\_overshoot\_time rules:

The dynamic overshoot values provide a time window during which the overshoot may exceed the static overshoot limits but be below the dynamic overshoot limits. D\_overshoot\_time is required for dynamic overshoot testing. In addition, if D\_overshoot\_high is specified, then S\_overshoot\_high is necessary for testing beyond the static limit. Similarly, if D\_overshoot\_low is specified, then S\_overshoot\_low is necessary for testing beyond the static limit.





[Model Spec]   Subparameter	typ	min	max	
Thresholds				
 Vinh	3.5	3.15	3.85	70% of Vcc
Vinl	1.5	1.35	1.65	30% of Vcc
   Vinh	3.835	3.335	4.335	Offset from Vcc
Vinl	3.525	3.025	4.025	for PECL
Hysteresis				
 Vinh+	2.0	NA	NA	0verrides the
Vinh-	1.6	NA	NA	thresholds
Vinl+	1.1	NA	NA	
Vinl-	0.6	NA	NA	All 4 are required
   Overshoot				
 S_overshoot_high	5.5	5.0	6.0	Static overshoot
S_overshoot_low	-0.5	NA	NA	
D_overshoot_high	6.0	5.5	6.5	Dynamic overshoot
D_overshoot_low	-1.0	-1.0	-1.0	requires
				D_overshoot_time
D_overshoot_time	20n	20n	20n	& static overshoot
Pulse Immunity				
 Pulse_high	3V	NA	NA	Pulse immunity
Pulse_low	0	NA	NA	requires
Pulse_time	3n	NA	NA	Pulse_time
   Timing Thresholds				
 Vmeas 	3.68	3.18	4.68	A 5 volt PECL   example
   Timing test load vo	ltage referen	ce example		
 Vref	1.25	1.15	1.35	An SSTL-2 example
     Rising and falling   specification)	timing test l	oad example	(values f	rom PCI-X
anof folling	100	100	10~	
Cref_falling Cref rising	10p	10p	10p	
Rref_rising	10p 25	10p 500	10p 25	typ value not specified
	25 25			typ value not specified
	17	500	40	cyp value not specified
Rref_falling		1 5	0	
Rref_falling Vref_rising	0	1.5	0	
Rref_falling Vref_rising Vref_falling	0 3.3	1.5	3.6	
Rref_falling Vref_rising Vref_falling Vmeas_rising	0 3.3 0.941	1.5 0.885	3.6 1.026	vmeas = 0.285(vcc)
Rref_falling Vref_rising Vref_falling	0 3.3	1.5	3.6	vmeas = 0.285(vcc)   vmeas = 0.615(vcc)

Differential	timing test load for true or single-ended differential model
Rref_diff Cref_diff	100 90 110 5pF NA NA
Cref_diff 	5pf NA NA
	by the Reference_supply subparameter. Threshold_sensitivity is defined as: change in input threshold voltage
	Threshold_sensitivity =
     	Threshold_sensitivity must be entered as a whole number or decimal, not as a fraction.

Reference\_supply indicates which supply voltage Vth tracks; i.e., it indicates which supply voltage change causes a change in input threshold. The legal arguments to this subparameter are as follows:

Power_clamp_ref	The supply voltage defined by the
	[POWER Clamp Reference] keyword
Gnd_clamp_ref	The supply voltage defined by the
	[GND Clamp Reference] keyword
Pullup_ref	The supply voltage defined by the
	[Pullup reference] keyword
Pulldown_ref	The supply voltage defined by the
	[Pulldown reference] keyword
Ext_ref	The supply voltage defined by the
	[External Reference] keyword

Tslew\_ac and Tdiffslew\_ac measures the absolute difference in time between the point at which an input waveform crosses Vinl\_ac and the point it crosses Vinh\_ac. The purpose of this parameter is to document the maximum amount of time an input signal may take to transition between Vinh\_ac and Vinl\_ac and still allow the device to meet its input setup and hold specifications. Tslew\_ac is the parameter used for single ended receivers while Tdiffslew\_ac must be used for receivers with differential inputs.

Vcross\_low is the least positive voltage at which a differential receivers' input signals may cross while switching and still allow the receiver to meet its timing and functional specifications. Vcross\_low is specified with respect to 0 V.

Vcross\_high is the most positive voltage at which a differential receivers' input signals may cross while switching and still allow the receiver to meet its timing and functional specifications. Vcross\_high is specified with respect to 0 V.

Vdiff\_dc is the minimum voltage difference between the inputs of a differential receiver that guarantees the receiver will not change state.

Vdiff\_ac is the minimum voltage difference between the inputs of a differential receiver that guarantees the receiver will change state.

Usage Rules: [Receiver Thresholds] must follow all subparameters under the [Model] keyword and precede all other keywords of a model except [Model Spec].

The [Receiver Thresholds] keyword is valid if the model type includes any reference to input or I/O. For single ended receivers the Vinh\_ac, Vinh\_dc, Vinl\_ac, Vinh\_dc, Vth and Tslew\_ac subparameters are required and override the Vinh, Vinl, Vinh+/- and Vinl+/- subparameters declared under the [Model] or [Model Spec] keywords. For single ended receivers

```
the Vth_min, Vth_max, Threshold_sensitivity and
               Reference_supply subparameters are optional. However, if
               the Threshold_sensitivity subparameter is present then the
               Reference_supply subparameter must also be present.
               For differential receivers (i.e., the [Receiver Thresholds]
               keyword is part of a [Model] statement that describes a pin
               listed in the [Diff Pin] keyword) then the Vcross_low,
               Vcross_high, Vdiff_ac, Vdiff_dc and Tdiffslew_ac subparameters
               are required. The rest of the subparameters are not
               applicable. The Vdiff_ac and Vdiff_dc values override the
               value of the vdiff subparameter specified by the [Diff Pin]
               keyword. Note that Vcross_low and Vcross_high are valid over
               the device's minimum and maximum operating conditions.
               Subparameter Usage Rules:
               Numerical arguments are separated from their associated
               subparameter by an equals sign (=); white space around the
               equals sign is optional. The argument to the Reference_supply
               subparameter is separated from the subparameter by white
               space.
               Vth at Minimum or Maximum Operating Conditions:
               As described above, the Vth_min and Vth_max subparameters
               define the minimum and maximum input threshold values under
               typical operating conditions. There is no provision for
               directly specifying Vth under minimum or maximum operating
               conditions. Instead, these values are calculated using the
               following equation:
               Vth(min/max) = Vth* + [(Threshold_sensitivity) X
                                                 (change in supply voltage)]
               where Vth* is either Vth, Vth_min or Vth_max as appropriate,
               and the supply voltage is the one indicated by the
               Reference_supply subparameter.
              _____
 A basic 3.3 V single ended receiver using only the required subparameters.
[Receiver Thresholds]
Vth = 1.5V
Vinh ac = +225mV
Vinh_dc = +100mV
Vinl ac = -225mV
Vinl_dc = -100mV
Tslew_ac = 1.2ns
 A single ended receiver using an external threshold reference. In this
 case the input threshold is the external reference voltage so
 Threshold_sensitivity equals 1.
```

```
[Receiver Thresholds]
Vth = 1.0V
Threshold_sensitivity = 1
Reference_supply Ext_ref
Vinh ac = +200 \text{mV}
Vinh dc = +100mV
Vinl ac = -200 \text{mV}
Vinl_dc = -100mV
Tslew_ac = 400ps
 A fully specified single ended 3.3 V CMOS receiver
[Receiver Thresholds]
Vth = 1.5V
Vth_min = 1.45V
Vth max = 1.53V
Threshold_sensitivity = 0.45
Reference_supply Power_clamp_ref
Vinh_ac = +200mV
Vinh_dc = +100mV
Vinl ac = -200 \text{mV}
Vinl_dc = -100mV
Tslew_ac = 400ps
 A differential receiver
[Receiver Thresholds]
Vcross low = 0.65V
Vcross_high = 0.90V
Vdiff_ac = +200mV
Vdiff_dc = +100mV
Tdiffslew_ac = 200ps
 Keyword: [Add Submodel]
    Required: No
 Description: References a submodel to be added to an existing model.
               The [Add Submodel] keyword is invoked within a model to add
 Usage Rules:
               the functionality that is contained in the submodel or list of
               submodels in each line that follows. The first column
               contains the submodel name. The second column contains a
               submodel mode under which the submodel is used.
               If the top-level model type is one of the I/O or 3-state
               models, the submodel mode may be Driving, Non-Driving, or All.
               For example, if the submodel mode is Non-Driving, then the
               submodel is used only in the high-Z state of a 3-state model.
               Set the submodel mode to All if the submodel is to be used for
               all modes of operation.
               The submodel mode cannot conflict with the top-level model
               type. For example, if the top-level model type is an Open or
               Output type, the submodel mode cannot be set to Non-Driving.
               Similarly, if the top-level model type is Input, the submodel
               mode cannot be set to Driving.
```

	The submodel mode can be set to All to cover all permitted modes for any top-level model type including, for example, Input, Output, and I/O.		
	The [Add Submodel] } Series_switch model	keyword is not defined for Series or types.	
		BMODEL DESCRIPTION section in this document s of available submodels.	
[Add Submodel]   Submodel_name Bus_Hold_1	Mode Non-Driving	Adds the electrical characteristics of   [Submodel] Bus_Hold_1 for receiver or   high-Z mode only.	
Dynamic_clamp_1	All	Adds the Dynmanic_clamp_1 model for all modes of operation.	
  ====================================			
Keyword:	[Driver Schedule]		
Required:	No Describes the velotion	ine model suitsbirg services for referenced	
Description:	models to produce a multi-staged driver.		
	Schedule] keyword, a	buffer is modeled using the [Driver all of its stages (including the first iver) have to be modeled as scheduled	
	[Driver Schedule] ke [Pulldown Reference] [Voltage Range], [Ra [Falling Waveform] H instead of the top-1 relationships descri Consequently, the ke in the top-level mod shown in the above D	for this feature in a EDA tool, the eyword will cause it to use the [Pulldown], [, [Pullup], [Pullup Reference], amp], [Rising Waveform] and keywords from the scheduled models level model, according to the timing ibed in the [Driver Schedule] keyword. eywords in the above list will be ignored del. All of the remaining keywords not list, and all of the subparameters will be evel model and should be ignored in the	
	to be complete model	op-level and the scheduled model(s) have is, i.e., all of the required keywords follow the syntactical rules.	
	do not support multi above list can be us the overall characte composite model. It	tibility reasons and for EDA tools which i-staged switching, the keywords in the sed in the top-level [Model] to describe eristics of the buffer as if it was a t is not guaranteed, however, that such a l yield the same simulation results as a	

full multi-stage model. It is recommended that a "golden waveform" for the device consisting of a [Rising Waveform] table and a [Falling Waveform] table be supplied in the top-level model to serve as a reference for validation.

Even though some of the keywords are ignored in the scheduled model, it may still make sense in some cases to supply correct data with them. One such situation would arise when a [Model] is used both as a regular top-level model as well as a scheduled model.

The [Driver Schedule] table consists of five columns. The first column contains the model names of other models that exists in the .ibs file. The remaining four columns describe delays: Rise\_on\_dly, Rise\_off\_dly, Fall\_on\_dly, and Fall\_off\_dly. The t=0 time of each delay is the event when the EDA tool's internal pulse initiates a rising or falling transition. All specified delay values must be equal to or greater than 0. There are only five valid combinations in which these delay values can be defined:

- 1) Rise\_on\_dly with Fall\_on\_dly
- 2) Rise\_off\_dly with Fall\_off\_dly
- 3) Rise\_on\_dly with4) Fall\_on\_dly with Rise off dly
- Fall off dly
- 5) All four delays defined
  - (be careful about correct sequencing)

The four delay parameters have the meaning as described below. (Note that this description applies to buffer types which have both pullup and pulldown structures. For those buffer types which have only a pullup or pulldown structure, the description for the missing structure can be omitted.)

Rise\_on\_dly is the amount of time that elapses from the internal simulator pulse initiating a RISING edge to the t = 0 time of the waveform or ramp that turns the I-V table of the PULLUP device ON, and the t = 0 time of the waveform or ramp that turns the I-V table of the PULLDOWN device OFF (if they were not already turned ON and OFF, respectively, by another event).

Rise\_off\_dly is the amount of time that elapses from the internal simulator pulse initiating a RISING edge to the t = 0 time of the waveform or ramp that turns the I-V table of the PULLUP device OFF, and the t = 0 time of the waveform or ramp that turns the I-V table of the PULLDOWN device ON (if they were not already turned ON and OFF, respectively, by another event).

Fall\_on\_dly is the amount of time that elapses from the internal simulator pulse initiating a FALLING edge to the t = 0 time of the waveform or ramp that turns the I-V table of the PULLDOWN device ON, and the t = 0 time of the waveform or ramp that turns the I-V table of the PULLUP device OFF (if they were not already turned ON and OFF, respectively, by another event).

Fall\_off\_dly is the amount of time that elapses from the internal simulator pulse initiating a FALLING edge to the t = 0 time of the waveform or ramp that turns the I-V table of the PULLDOWN device OFF, and the t = 0 time of the waveform or ramp that turns the I-V table of the PULLUP device ON (if they were not already turned ON and OFF, respectively, by another event).

In the above four paragraphs, the word "event" refers to the moment in time when the delay is triggered by the stimulus. This stimulus is provided to the top-level model by the simulation tool. The expiration of delays cannot generate events.

Note that some timing combinations may only be possible if the two halves of a complementary buffer are modeled separately as two open\_\* models.

No [Driver Schedule] table may reference a model which itself has within it a [Driver Schedule] keyword.

Use 'NA' when no delay value is applicable. For each scheduled model the transition sequence must be complete, i.e., the scheduled model must return to its initial state.

Only certain numerical entry combinations are permitted to define a complete transition sequence. The table below gives the initial scheduled model states for each permitted set of numerical entries. The numerical delay entries, r, r1 and r2 are relative to the internal simulator pulse rising edge, and f, f1 and f2 are the numerical delay entries relative to internal simulator pulse falling edge. For the cases where

two delays are given relative to the same edge, the r2 entry is larger than the r1 entry, and the f2 entry is larger than the f1 entry. For cases below, the interchanging of such values corresponds to opposite direction switching. Once the scheduled model is set to its initial state, the switching is controlled by the internal simulator pulse and delays relative to it.

In the table below the scheduled model initial states depend on the initial state of the [Model]. This top-level [Model] state ('Low' or 'High') is a function of the stimulus pulse (or simulation control method) and the [Model] Polarity subparameter. For example, if a [Model] Polarity is Inverting and its stimulus pulse starts high, the [Model] initial state is 'Low' and all scheduled model initial states follow the settings under the 'Low' column. Two possible four-data ordering combinations are omitted because their initial states are ambiguous. Special rules to select the initial states would produce sequencing equivalent to the two-data combinations shown in the first two lines of the table.

		l Delay E Fall_on		[Model] Ini Low	ltial State High
r	NA	f	NA	Low	High
NA	r	NA	f	High	Low
rl	r2	NA	NA	Low	Low
r2	rl	NA	NA	High	High
NA	NA	fl	f2	High	High
NA	NA	£2	fl	Low	Low
rl	r2	£2	fl	Low	Low
r2	rl	fl	f2	High	High

SCHEDULED MODEL INITIAL STATE TABLE

The delay numbers r, r1, r2, and f, f1, f2 plus the associated model transitions should fit within the corresponding pulse width durations. Smaller pulse width stimuli may change the switching sequencing and is not supported.

Other Notes: The added models typically consist of Open\_sink (Open\_drain) or Open\_source models to provide sequentially increased drive strengths. The added drive may be removed within the same transition for a momentary boost or during the opposite transition.

The syntax also allows for reducing the drive strength.

Note that the Rise\_on\_dly, Rise\_off\_dly, Fall\_on\_dly, Fall\_off\_dly parameters are single value parameters, so typical, minimum and maximum conditions cannot be described with them directly. In order to account for those effects, one can refer to the fastest waveform table with the delay number and then insert an appropriate amount of horizontal lead in section in those waveforms which need more delay.

Notice that the C\_comp parameter of a multi-stage buffer is defined in the top-level model. The value of C\_comp therefore includes the total capacitance of the entire buffer, including all of its stages. Since the rising and falling waveform measurements include the effects of C\_comp, each of these waveforms must be generated with the total C\_comp present, even if the various stages of the buffer are characterized individually.

Note: In a future release, the [Driver Schedule] keyword may be replaced by a newer method of specification that is consistent with some other planned extensions. However, the [Driver Schedule] syntax will continue to be supported. [Driver Schedule] Model\_nameRise\_on\_dlyRise\_off\_dlyFall\_on\_dlyFall\_off\_dlyMODEL\_OUT0.0nsNA0.0nsNA Examples of added multi-staged transitions M\_O\_SOURCE10.5nsNA0.5nsNAlow (high-Z) to highhigh to low (high-Z)M\_O\_SOURCE20.5n1.5nNANAlow to high to lowlow (bigh Z) NA Image: constructionlow (high-Z)1.0nNA1.5nNAlow to high (high-Z)high (high-Z) to lowNANA1.5n M\_O\_DRAIN1 M\_O\_DRAIN2 NA NA high (high-Z) high to low to high Keyword: [Temperature Range] Required: Yes, if other than the preferred 0, 50, 100 degree Celsius range Description: Defines the temperature range over which the model is to operate. Usage Rules: List the actual die temperatures (not percentages) in the typ, min, max format. "NA" is allowed for min and max only. Other Notes: The [Temperature Range] keyword also describes the temperature range over which the various I-V tables and ramp rates were derived. Refer to NOTES ON DATA DERIVATION METHODS for rules on which temperature values to put in the 'min' and 'max' columns. \_\_\_\_\_ typ min variable max Temperature Range] 27.0 -50 130.0 Keyword: [Voltage Range] Required: Yes, if [Pullup Reference], [Pulldown Reference], [POWER Clamp Reference], and [GND Clamp Reference] are not present Defines the power supply voltage tolerance over which the Description: model is intended to operate. It also specifies the default voltage rail to which the [Pullup] and [POWER Clamp] I-V data is referenced. Usage Rules: Provide actual voltages (not percentages) in the typ, min, max format. "NA" is allowed for the min and max values only. Other Notes: If the [Voltage Range] keyword is not present, then all four of the keywords described below must be present: [Pullup Reference], [Pulldown Reference], [POWER Clamp Reference], and [GND Clamp Reference]. If the [Voltage Range] is present, the other keywords are optional and may or may not be used as required. It is legal (although redundant) for an optional keyword to specify the same voltage as specified by the [Voltage Range] keyword. \_\_\_\_\_ min variable typ max [Voltage Range] 5.0V 4.5V 5.5V 

\_\_\_\_\_ Keyword: [Pullup Reference] Required: Yes, if the [Voltage Range] keyword is not present Description: Defines a voltage rail other than that defined by the [Voltage Range] keyword as the reference voltage for the [Pullup] I-V data. Usage Rules: Provide actual voltages (not percentages) in the typ, min, max format. "NA" is allowed for the min and max values only. Other Notes: This keyword, if present, also defines the voltage range over which the typ, min, and max dV/dt\_r values are derived. \_\_\_\_\_ \_\_\_\_\_ variable typ min max [Pullup Reference] 5.0V 4.5V 5.5V Keyword: [Pulldown Reference] Required: Yes, if the [Voltage Range] keyword is not present Description: Defines a power supply rail other than 0 V as the reference voltage for the [Pulldown] I-V data. If this keyword is not present, the voltage data points in the [Pulldown] I-V table are referenced to 0 V. Usage Rules: Provide actual voltages (not percentages) in the typ, min, max format. "NA" is allowed for the min and max values only. Other Notes: This keyword, if present, also defines the voltage range over which the typ, min, and max dV/dt\_f values are derived. \_\_\_\_\_ variable typ min max [Pulldown Reference] 0V 0V 0V Keyword: [POWER Clamp Reference] Required: Yes, if the [Voltage Range] keyword is not present Description: Defines a voltage rail other than that defined by the [Voltage Range] keyword as the reference voltage for the [POWER Clamp] I-V data. Usage Rules: Provide actual voltages (not percentages) in the typ, min, max format. "NA" is allowed for the min and max values only. Other Notes: Refer to the "Other Notes" section of the [GND Clamp Reference] keyword. \_\_\_\_\_ typ variable min max POWER Clamp Reference] 5.0V 4.5V 5.5V Keyword: [GND Clamp Reference] Required: Yes, if the [Voltage Range] keyword is not present Description: Defines a power supply rail other than 0 V as the reference voltage for the [GND Clamp] I-V data. If this keyword is not present, the voltage data points in the [GND Clamp] I-V table are referenced to 0 V. Usage Rules: Provide actual voltages (not percentages) in the typ, min, max format. "NA" is allowed for the min and max values only. Other Notes: Power Supplies: It is intended that standard TTL and CMOS models be specified using only the [Voltage Range] keyword. However, in cases where the output characteristics of a model depend on more than a single supply and ground, or a [Pullup], [Pulldown], [POWER Clamp], or [GND Clamp] table is referenced

		ner than the defa erence' keywords.	ult supplies, use the	
variable SND Clamp Refe	typ rence] 0V	min OV	max 0V	
				===
-	<b>[External Reference]</b> Yes, if a receiver's input threshold is determined by an external reference voltage			
Description:	-			.ge
Usage Notes:	format. "NA" is	s allowed for the	centages in the typ, min m min and max values only.	
		nile the numerica	t value should be placed i lly smallest value should	n
variable	typ	 min 0.95V	max	
sternal keler		0.950	1.030	
	=======================================			==:
<b>Keywords:</b> Required:	[TTgnd], [TTpowe No	er]		
Description:	estimate the tra	ansit time capaci	it time parameters used to tances or develop transit Clamp] and [POWER Clamp]	
Usage Rules:	values correspon Clamp] or [POWEN TT(typ), TT(min and must be sepa columns are required only in	nding to the typi R Clamp] tables, ), and TT(max) mu arated by at leas wired under these on the typical col	three columns hold the tra cal, minimum and maximum [ respectively. The entries st be placed on a single l t one white space. All th keywords. However, data umn. If minimum and/or	GN f in re
Other Notes:	be used indicat: The transit time	ing the TT(typ) v e capacitance is	, the reserved word "NA" m alue by default. added to C_comp. It is in * d(Id)/d(Vd) where	iust

	the effects. Th the SPICE diode	ney may be diff equations. Re	lues are intended to APPROXIM ferent from the values found efer to the NOTES ON DATA ing the effective values.	
variable TTgnd] TTpower]	TT(typ) 10n 12n	TT(min) 12n NA	TT(max) 9n NA	
Keywords: Required: Description: Usage Rules:	Yes, if they ex: The data points the pulldown and I-V tables of th POWER pins, resp when their direc In each of these voltage value, a typical, minimum entries, Voltage	ist in the mode under these ke d pullup struct he clamping dic pectively. Cur ction is into t e sections, the and the three r m, and maximum e, I(typ), I(mi	eywords define the I-V tables tures of an output buffer and odes connected to the GND and crents are considered positive	the the e
	All four columns data is only rea and/or maximum a word "NA" must b typical column, first and last	quired in the t current values be used. "NA" but numeric va voltage points	under these keywords. However cypical column. If minimum are not available, the reser- can be used for currents in alues MUST be specified for the on any I-V table. Each I-V at not more than 100, rows.	ved the
Other Notes:	are 'Vcc relative referenced to the references to 'Ve [Voltage Range] Reference] keywood	ve', meaning th ne Vcc pin. (N Vcc' refer to t , [Pullup Refer ords, as approp	and the [POWER Clamp] struct nat the voltage values are Note: Under these keywords, a the voltage rail defined by t rence], or [POWER Clamp priate.) The voltages in the the equation: Vtable = Vcc -	ll he
	means 5 V above and 10 V means 3 ground. Vcc-red structure proper structure depend pins and not the Note that the [0	Vcc, which is 10 V below Vcc, lative data is rly, since the ds on the volta e voltage betwe GND Clamp] I-V	5 V in the table actually +10 V with respect to ground , which is -5 V with respect necessary to model a pullup output current of a pullup age between the output and Vc een the output and ground pin table can include quiescent ts of a 3-stated output, if so	to c s.
	[Pulldown] table low' state. In the I-V characte	e is measured w other words, t eristics of the	models, the data in the with the output in the 'logic the data in the table represe e output when the output is a logic levels. Likewise, the o	nts t

in the [Pullup] table is measured with the output in the 'logic one' state and represents the I-V characteristics when the output is at the most positive logic level. Note that in BOTH of these cases, the data is referenced to the Vcc supply voltage, using the equation: Vtable = Vcc - Voutput.

## Monotonicity Requirements:

To be monotonic, the I-V table data must meet any one of the following 8 criteria:

- 1- The CURRENT axis either increases or remains constant as the voltage axis is increased.
- 2- The CURRENT axis either increases or remains constant as the voltage axis is decreased.
- 3- The CURRENT axis either decreases or remains constant as the voltage axis is increased.
- 4- The CURRENT axis either decreases or remains constant as the voltage axis is decreased.
- 5- The VOLTAGE axis either increases or remains constant as the current axis is increased.
- 6- The VOLTAGE axis either increases or remains constant as the current axis is decreased.
- 7- The VOLTAGE axis either decreases or remains constant as the current axis is increased.
- 8- The VOLTAGE axis either decreases or remains constant as the current axis is decreased.

An IBIS syntax checking program shall test for non-monotonic data and provide a maximum of one warning per I-V table if non-monotonic data is found. For example:

"Warning: Line 300, Pulldown I-V table for model DC040403 is non-monotonic! Most simulators will filter this data to remove the non-monotonic data."

It is also recognized that the data may be monotonic if currents from both the output stage and the clamp diode are added together as most simulators do. To limit the complexity of the IBIS syntax checking programs, such programs will conduct monotonicity testing only on one I-V table at a time.


It is intended that the [POWER Clamp] and [GND Clamp] tables are summed together and then added to the appropriate [Pullup] or [Pulldown] table when a buffer is driving high or low, respectively.

From this assumption and the nature of 3-statable buffers, it follows that the data in the clamping table sections are handled as constantly present tables and the [Pullup] and [Pulldown] tables are used only when needed in the simulation.

The clamp tables of an Input or I/O buffer can be measured directly with a curve tracer, with the I/O buffer 3-stated. However, sweeping enabled buffers results in tables that are the sum of the clamping tables and the output structures. Based on the assumption outlined above, the [Pullup] and

[Pulldown] tables of an IBIS model must represent the difference of the 3-stated and the enabled buffer's tables. (Note that the resulting difference table can demonstrate a non-monotonic shape.) This requirement enables the simulator to sum the tables, without the danger of double counting, and arrive at an accurate model in both the 3-stated and enabled conditions. Since in the case of a non 3-statable buffer, this difference table cannot be generated through lab measurements (because the clamping tables cannot be measured alone), the [Pullup] and [Pulldown] tables of an IBIS model can contain the sum of the clamping characteristics and the output structure. In this case, the clamping tables must contain all zeroes, or the keywords must be omitted. [Pulldown] Voltage I(typ) I(min) I(max) -5.0V -40.Om -34.Om -45.Om -4.0V -39.Om -33.Om -43.0m • 0.0V 0.Om 0.Om 0.Om . 5.0V 40.Om 34.Om 45.0m 10.0V 45.Om 40.Om 49.0m [Pullup] | Note: Vtable = Vcc - Voutput Voltage I(typ) I(min) I(max) -5.0V 32.Om 30.Om 35.Om -4.0V 31.Om 29.Om 33.Om . 0.0V 0.Om 0.Om 0.Om . 5.0V -32.0m -30.Om -35.0m 10.0V -38.Om -35.Om -40.0m [GND Clamp] I(typ) I(min) Voltage I(max) -5.0V -3900.0m -3800.0m -4000.0m -0.7V -80.Om -75.Om -85.0m -0.6V -22.Om -20.Om -25.Om -2.Om -0.5V -2.4m -2.9m 0.Om -0.4V 0.Om 0.Om 5.0V 0.Om 0.Om 0.Om


[POWER Clamp] | Note: Vtable = Vcc - Voutput Voltage I(typ) I(min) I(max) 4450.Om -5.0V NA NA -0.7V 95.Om NA NA -0.6V 23.Om NA NA -0.5V 2.4m NA NA -0.4V 0.Om NA NA 0.0V 0.Om NA NA \_\_\_\_\_ Keywords: [Rgnd], [Rpower], [Rac], [Cac] Required: Yes, if they exist in the model Description: The data for these keywords define the resistance values of Rgnd and Rpower connected to GND and the POWER pins, respectively, and the resistance and capacitance values for an AC terminator. For each of these keywords, the three columns hold the Usage Rules: typical, minimum, and maximum resistance values. The three entries for R(typ), R(min), and R(max), or the three entries for C(typ), C(min), and C(max) must be placed on a single line and must be separated by at least one white space. All three columns are required under these keywords. However, data is only required in the typical column. If minimum and/or maximum values are not available, the reserved word "NA" must be used indicating the R(typ) or C(typ) value by default. Note that only one instance of any one of these keywords is permitted within any single [Model]. For example, [Rgnd] may not be used twice under the same [Model] description. It should be noted that [Rpower] is connected to 'Vcc' and Other Notes: [Rgnd] is connected to 'GND'. However, [GND Clamp Reference] voltages, if defined, apply to [Rgnd]. [POWER Clamp Reference] voltages, if defined, apply to [Rpower]. Either or both [Rgnd] and [Rpower] may be defined and may coexist with [GND Clamp] and [POWER Clamp] tables. If the terminator consists of a series R and C (often referred to as either an AC or RC terminator), then both [Rac] and [Cac] are required. When [Rgnd], [Rpower], or [Rac] and [Cac] are specified, the Model\_type must be Terminator.



Keywords: [On], [Off] Required: Yes, both [On] and [Off] for Series\_switch Model\_types only Description: The 'On' state electrical models are positioned under [On]. The 'Off' state electrical models are positioned under [Off]. Usage Rules: These keywords are only valid for Series switch Model types. Only keywords associated with Series switch electrical models are permitted under [On] or [Off]. The Series electrical models describe the path for one state only and do not use the [On] and [Off] keywords. In Series\_switch models, [On] or [Off] must be positioned before any of the [R Series], [L Series], Rl Series], [C Series], [Lc Series], [Rc Series], [Series Current], and [Series MOSFET] keywords. There is no provision for any of these keywords to be defined once, but to apply to both states. [On] ... On state keywords such as [R Series], [Series Current], [Series MOSFET] [Off] ... Off state keywords such as [R Series], [Series Current] \_\_\_\_\_ Keywords: [R Series], [L Series], [Rl Series], [C Series], [Lc Series], [Rc Series] Required: Yes, if they exist in the model Description: The data for these keywords allow the definition of Series or Series\_switch R, L or C paths. Usage Rules: For each of these keywords, the three columns hold the typical, minimum, and maximum resistance values. The three entries must be placed on a single line and must be separated by at least one white space. All three columns are required under these keywords. However, data is only required in the typical column. If minimum and/or maximum values are not available, the reserved word "NA" must be used. Note that only one instance of any one of these keywords is permitted within any single [On] or [Off] keyword for [Model]s of type Series\_switch. For example, [L Series] may not be used twice under the same [Off] description. Similarly, only one instance of any one of these keyword is permitted within any single [Model] of type Series. Other Notes: This series RLC model is defined to allow IBIS to model simple passive models and/or parasitics. These keywords are valid only for Series or Series\_switch Model\_types.

The model is: R Series +---/\/\/\/\----+ Pin 1 | L Series Rl Series | Pin 2 <----+---@@@@@@@@@\_---/\/\/\/\/ +---| |---@@@@@@@@@---/\/\/\/\---+ Lc Series Rc Series C Series [Rl Series] shall be defined only if [L Series] exists. [Rl Series] is 0 ohms if it is not defined in the path. [Rc Series] and [Lc Series] shall be defined only if [C Series] exists. [Rc Series] is 0 ohms if it is not defined in the path. [Lc Series] is 0 henries if it is not defined in the path. C\_comp values are ignored for series models. \_\_\_\_\_ variableR(typ)R(min)R(max)[R Series]80hm60hm120hm L(min) NA R(min) L(max) variableL(typ)[L Series]5nHvariableR(typ)[Rl Series]40hm NA R(max) NA NA variable C(typ) C(min) C(max) | The other elements [C Series] NA are 0 impedance 50pF NA \_\_\_\_\_ Keyword: [Series Current] Required: Yes, if they exist in the model Description: The data points under this keyword define the I-V tables for voltages measured at Pin 1 with respect to Pin 2. Currents are considered positive if they flow into Pin 1. Pins 1 and 2 are listed under the [Series Pin Mapping] keyword under columns [Series Pin Mapping] and pin\_2, respectively. Usage Rules: The first column contains the voltage value, and the remaining columns hold the typical, minimum, and maximum current values. The four entries, Voltage, I(typ), I(min), and I(max) must be placed on a single line and must be separated by at least one white space. All four columns are required under these keywords. However, data is only required in the typical column. If minimum and/or maximum current values are not available, the reserved word "NA" must be used. "NA" can be used for currents in the typical column, but numeric values MUST be specified for the first and last voltage points on any I-V table. Each I-V table must have at least 2, but not more than 100 rows.

Other Notes: There is no monotonicity requirement. However the model supplier should realize that it may not be possible to derive a behavioral model from non-monotonic data. This keyword is valid only for Series or Series switch Model types. The model is: Table Current ----> + Table Voltage -Pin 1 |----- Pin 2 <---+ +---> |----| C\_comp values are ignored for [Series Current] models. [Series Current] I(min) Voltage I(typ) I(max) -5.0V -3900.0m -3800.0m -4000.0m -0.7V -75.Om -80.Om -85.0m -22.0m -20.0m -0.6V -25.Om -2.9m -0.5V -2.4m -2.0m -0.4V 0.Om 0.Om 0.Om 0.Om 0.Om 5.0V 0.Om Keyword: [Series MOSFET] Required: Yes, for series MOSFET switches Description: The data points under this keyword define the I-V tables for voltages measured at Pin 2 for a given Vds setting. Currents are considered positive if they flow into Pin 1. Pins 1 and 2 are listed under the [Series Pin Mapping] keyword under [Series Pin Mapping] and pin\_2 columns, respectively. Sub-Params: Vds The first column contains the voltage value, and the three Usage Rules: remaining columns hold the typical, minimum, and maximum current values. The four entries, Voltage, I(typ), I(min), and I(max) must be placed on a single line and must be separated by at least one white space. All four columns are required under this keyword. However, data is only required in the typical column. If minimum and/or maximum current values are not available, the reserved word "NA" must be used. "NA" can be used for currents in the typical column, but numeric values MUST be specified for the first and last voltage points on any I-V table. Each I-V table must have at least 2, but not more than 100 rows. Other Notes: There is no monotonicity requirement. However the model supplier should realize that it may not be possible to derive a behavioral model from non-monotonic data.



Either of the FETs could be removed (or have zero current contribution). Thus this model covers all four conditions, off, single NMOS, single PMOS and parallel NMOS/PMOS.

Voltage = Table Voltage = Vtable = Vcc - Vs Ids = Table Current for a given Vcc and Vds

Internal Logic that is generally referenced to the power rail is used to set the NMOS MOSFET switch to its 'ON' state. Internal logic likewise referenced to ground is used to set the PMOS device to its 'ON' state if the PMOS device is present. Thus the [Voltage Range] settings provide the assumed gate voltages. If the [POWER Clamp Reference] exists, it overrides the [Voltage Range] value. The table entries are actually Vgs values of the NMOS device and Vcc - Vgs values of the PMOS device, if present. The polarity conventions are identical with those used for other tables that are referenced to power rails. Thus the voltage column can be viewed as a table defining the source voltages Vs according to the convention: Vtable = Vcc - Vs. This convention remains even without the NMOS device.

If the switch is used in an application such as interfacing between 3.3 V and 5.0 V logic, the Vcc may be biased at a voltage (such as 4.3 V) that is different from a power rail voltage (such as 5.0 V) used to create the model. Just readjust the [Voltage Range] entries (or [POWER Clamp Reference] entries).

One fundamental assumption in the MOSFET switch model is that it operates in a symmetrical manner. The tables and expressions are given assuming that Vd >= Vs. If Vd < Vs, then apply the same relationships under the assumption that the source and drain nodes are interchanged. A consequence of this assumption is that the Vds subparameter is constrained to values Vds > 0. It is assumed that with Vds = 0 the currents will be 0 mA. A further consequence of this assumption that would be embedded in the analysis process is that the voltage table is based on the side of the model with the lowest voltage (and that side is defined as the source). Thus the analysis must allow current to flow in both directions, as would occur due to reflections when the switch is connected in series with an unterminated transmission line.

The model data is used to create an On state relationship between the actual drain to source current, ids, and the actual drain to source voltage, vds:

ids = f(vds).

This functional relationship depends on the actual source voltage Vs and can be expressed in terms of the corresponding table currents associated with Vs (and expressed as a function of Vtable).

If only one [Series MOSFET] table is supplied (as a first order approximation), the functional relationship is assumed to be linearly related to the table drain to source current, Ids, for the given Vds subparameter value and located at the existing gate to source voltage value Vtable. This table current is denoted as Ids(Vtable, Vds). The functional relationship becomes:

ids = Ids(Vtable, Vds) \* vds/Vds.

More than one [Series MOSFET] table under a [Model] keyword is permitted. However, the usage of this data is simulator dependent. Each table must begin with the [Series MOSFET] keyword and Vds subparameter. Each successive [Series MOSFET] table must have a different subparameter value for Vds. The number of tables for any specific [Model] must not exceed 100.

C\_comp values are ignored for [Series MOSFET] models.

\_\_\_\_\_

An NMOS Example

[On]

[Series MOSFET]

Vds = 1.0

Voltage	I(typ)	I(min)	I(max)
5.0V	257.9m	153.3m	399.5m
4.0V	203.Om	119.4m	317.3m
3.0V	129.8m	74.7m	205.6m
2.0V	31.2m	16.6m	51.Om
1.0V	52.7p	46.7p	56.7p
0.0V	0.0p	0.0p	0.0p

Defines the Ids current as a
function of Vtable, for Vds = 1.0


A PMOS/NMOS Ex	rample	
	umpic	
[On]		
[Series MOSFET]		
Vds = 0.5		
	cyp) I(min)	I(max)
0.0 48.6ma NA NA		
0.1 47.7ma NA NA		
0.2 46.5ma NA NA 0.3 46.1ma NA NA		
0.4 45.3ma NA NA		
0.5 44.4ma NA NA		
0.6 42.9ma NA NA		
0.7 42.3ma NA NA		
0.8 41.2ma NA NA		
0.9 39.7ma NA NA		
1.0 38.6ma NA NA		
1.1 38.1ma NA NA		
1.2 38.6ma NA NA	7	
1.3 40.7ma NA NA	7	
1.4 45.0ma NA NA	7	
1.5 49.2ma NA NA	7	
1.6 52.3ma NA NA	7	
1.7 55.1ma NA NA	7	
1.8 57.7ma NA NA	7	
1.9 58.8ma NA NA		
2.0 58.9ma NA NA		
2.1 59.2ma NA NA		
2.2 59.3ma NA NA		
2.3 59.4ma NA NA		
2.4 59.8ma NA NA		
2.5 60.1ma NA NA 2.6 61.8ma NA NA		
2.7 62.3ma NA NA		
2.8 63.4ma NA NA		
2.9 64.4ma NA NA		
3.0 65.3ma NA NA		
3.1 66.0ma NA NA		
3.2 66.8ma NA NA		
3.3 68.2ma NA NA	7	
	[Ramp]	
	model types	nputs, terminators, Series and Series_switch
		and fall times of a buffer. The ramp rate
		packaging but does include the effects of the
1	C_comp or C_comp_	
1	dV/dt_r, dV/dt_f,	
		time is defined as the time it takes the
	rate is defined a	20% to 80% of its final value. The ramp
	rate is defined a	5.
	dV	20% to 80% voltage swing
	= dt Time	it takes to swing the above voltage
		TE CARES CO SWING CHE ADOVE VOICAGE
I		

The ramp rate must be specified as an explicit fraction and must not be reduced. The [Ramp] values can use "NA" for the min and max values only. The R\_load subparameter is optional if the default 50 ohm load is used. The R\_load subparameter is required if a non-standard load is used. \_\_\_\_\_ [Ramp] variable typ min max 2.20/1.06n 1.92/1.28n 2.46/1.21n 2.21/1.54n dV/dt r 2.49/650p 1.92/1.28n2.49/650p2.21/1.54n2.70/770p dV/dt f  $R_load = 300$  ohms Keywords: [Rising Waveform], [Falling Waveform] Required: No Description: Describes the shape of the rising and falling edge waveforms of a driver. Sub-Params: R\_fixture, V\_fixture, V\_fixture\_min, V\_fixture\_max, C\_fixture, L\_fixture, R\_dut, L\_dut, C\_dut Usage Rules: Each [Rising Waveform] and [Falling Waveform] keyword introduces a table of voltage versus time points that describe the shape of an output waveform. These voltage versus time points are taken under the conditions specified by the  $R/L/C/V_{fixture}$  and  $R/L/C_{dut}$  subparameters. The table itself consists of one column of time points, then three columns of voltage points in the standard typ, min, and max format. The four entries must be placed on a single line and must be separated by at least one white space. All four columns are required. However, data is only required in the typical column. If minimum or maximum data is not available, use the reserved word "NA". The first value in the time column need not be '0'. Time values must increase as one parses down the table. The waveform table can contain a maximum of 1000 data rows. A maximum of 100 waveform tables are allowed per model. Note that for backward compatibility, the existing [Ramp] keyword is still required. The data in the waveform table is taken with the effects of the C\_comp parameter included. A waveform table must include the entire waveform; i.e., the first entry (or entries) in a voltage column must be the DC voltage of the output before switching and the last entry (or entries) of the column must be the final DC value of the output after switching. Each table must contain at least two entries. Thus, numerical values are required for the first and last entries of any column containing numerical data. The data in all of the waveform tables should be time correlated. In other words, the edge data in each of the tables (rising and falling) should be entered with respect to a single point in time when the input stimulus is assumed to have initiated a logic transition. All waveform extractions should reference a common input stimulus time in order to provide a sufficiently accurate alignment of waveforms. The first line in each waveform table should be assumed to be the reference point in time corresponding to a logic transition. For example, assume that some internal rising edge logic

transition starts at time = 0. Then a rising edge voltage-time table might be created starting at time zero. The first several table entries might be some "lead-in" time caused by some undefined internal buffer delay before the voltage actually starts transitioning. The falling edge stimulus (for the purpose of setting reference time for the voltage-time table) should also start at time = 0. And, the falling edge voltage-time table would be created starting at time zero with a possibly different amount of "lead-in" time caused by a possibly different but corresponding falling edge internal buffer delay. Any actual device differences in internal buffer delay time between rising and falling edges should appear as differing lead-in times between the rising and the falling waveforms in the tables just as any differences in actual device rise and fall times appear as differing voltage-time entries in the tables.

A [Model] specification can contain more than one rising edge or falling edge waveform table. However, each new table must begin with the appropriate keyword and subparameter list as shown below. If more than one rising or falling edge waveform table is present, then the data in each of the respective tables must be time correlated. In other words, the rising (falling) edge data in each of the rising (falling) edge waveform tables must be entered with respect to a common reference point on the input stimulus waveform.

The 'fixture' subparameters specify the loading conditions under which the waveform is taken. The R\_dut, C\_dut, and L\_dut subparameters are analogous to the package parameters R\_pkg, C\_pkg, and L\_pkg and are used if the waveform includes the effects of pin inductance/capacitance. The diagram below shows the interconnection of these elements.



NOTE: The use of L\_dut, R\_dut, and C\_dut is strongly discouraged in developing waveform data from simulation models. Some simulators may ignore these parameters because they may introduce numerical time constant artifacts.

Only the R\_fixture and V\_fixture subparameters are required, the rest of the subparameters are optional. If a subparameter is not used, its value defaults to zero. The subparameters must appear in the text after the keyword and before the first row of the waveform table.

	conditions. Ho the power suppl V_fixture_min a	wever, when the fixtury voltages, then the	be used to further specify
	V_fixture_min, because they pr the best model	ovide the BEST set of for simulation. C_f: waveforms which desc	and V_fixture, ly are strongly encouraged f data needed to produce ixture and L_fixture can be cribe the typical test case
			veform] tables and two ecessary for accurate
	Potential numer data using the	effective C_comp (or r effective die capao	ated with processing the
[Rising Wavefo R_fixture = 50			
V_fixture = 0.   C_fixture =   L_fixture =   C_dut = 7p   R_dut = 1m	0 50p   Thes	e are shown, but are	generally not recommended
L_dut = 1n	/	/	/
Time 0.0000s	V(typ) 25.2100mV	V(min) 15.2200mV	V(max) 43.5700mV
0.2000ns	2.3325mV	-8.5090mV	23.4150mV
0.4000ns	0.1484V	15.9375mV	0.3944V
0.6000ns	0.7799V	0.2673V	1.3400V
0.8000ns	1.2960V	0.6042V	1.9490V
1.0000ns	1.6603V	0.9256V	2.4233V
1.2000ns	1.9460V	1.2050V	2.8130V
1.4000ns	2.1285V	1.3725V	3.0095V
1.6000ns 1.8000ns	2.3415V 2.5135V	1.5560V 1.7015V	3.1265V 3.1600V
2.0000ns	2.5155V 2.6460V	1.8085V	3.1695V
 10.0000ns	2.7780V	2.3600V	3.1670V

[Falling Wavefo R_fixture = 50 V_fixture = 5.5 V_fixture_min = V fixture max =	4.5		
.— —		TT (	
Time	V(typ)	V(min)	V(max)
0.0000s	5.0000V	4.5000V	5.5000V
0.2000ns	4.7470V	4.4695V	4.8815V
0.4000ns	3.9030V	4.0955V	3.5355V
0.6000ns	2.7313V	3.4533V	1.7770V
0.8000ns	1.8150V	2.8570V	0.8629V
1.0000ns	1.1697V	2.3270V	0.5364V
1.2000ns	0.7539V	1.8470V	0.4524V
1.4000ns	0.5905V	1.5430V	0.4368V
1.6000ns	0.4923V	1.2290V	0.4266V
1.8000ns	0.4639V	0.9906V	0.4207V
2.0000ns	0.4489V	0.8349V	0.4169V
I	0.11091	0.03190	0.11090
 10.0000ns	0.3950V	0.4935V	0.3841V
Keyword:	======================================		
Required:			
-			
Description:		ing of a set of Gold	
		tions under which th	-
		n any number of [Tes	
		ent driver and load c	
		e a set of waveforms	
	using known ideal te		useful in verifying
	the accuracy of beha	vioral simulation re	sults against the
	transistor level cir	cuit model from whic	h the IBIS model
İ	parameters originate	ed.	
Sub-Params:		ver_model, Driver_mod	el inv, Test load
Usage Rules:		he [Test Data] keywo	
		ect which data to an	
	The Test data type s	ubparameter is requi	red, and its value
			ential." The value of
1			est_load_type found in
	the load called by T		est_road_type round in
	the road carred by r	est_toau.	
		parameter is require	
	specifies the "devic	e-under-test" and mu	st be a valid [Model]
		inv is only legal if	
i		er_model_inv is not r	
		which a differential	
		the inverting and n	
		-	_
		ameter is required a	
	[Test Load] was used	l to derive the Golde	n Waveforms. It must
	reference a valid [T	'est Load] name.	

[Test Data] Data1 Test\_data\_type Single\_ended Driver\_model Buffer1 Test\_load Load1 Keywords: [Rising Waveform Near], [Falling Waveform Near], [Rising Waveform Far], [Falling Waveform Far], [Diff Rising Waveform Near], [Diff Falling Waveform Near], [Diff Rising Waveform Far], [Diff Falling Waveform Far] Required: At least one Rising/Falling waveform is required under the scope of the [Test Data] keyword. Description: Describes the shape of the rising and falling Golden Waveforms of a given driver and a given [Test Load] measured at the driver I/O pad (near) or receiver I/O pad (far). A model developer may use the [Rising Waveform Near/Far] and [Falling Waveform Near/Far] keywords to document Golden Waveforms whose purpose is to facilitate the correlation of reference waveforms and behavioral simulations. Usage Rules: The process, temperature, and voltage conditions under which the Golden Waveforms are generated must be identical to those used to generate the I-V and V-T tables. The Golden Waveforms must be generated using unpackaged driver and receiver models. The simulator must NOT use the Golden Waveform tables in the construction of its internal stimulus function. The tables must conform to the format described under the [Rising Waveform] and [Falling Waveform] keywords. Both differential and single-ended waveforms are allowed regardless of the value of Test\_data\_type. If Test\_data\_type is Single\_ended then differential waveforms will be ignored. If Test\_data\_type is Differential, a single-ended waveform refers to the model specified by Driver\_model and the non-inverting driver output. \_\_\_\_\_ [Rising Waveform Far] V(min) Time V(typ) V(max) 0.0000s 25.2100mV 0.2000ns 2.3325mV 15.2200mV -8.5090mV 43.5700mV 23.4150mV 0.4000ns 0.1484V 15.9375mV 0.3944V 0.7799V 0.6000ns 0.2673V 1.3400V 1.2960V 1.6603V 1.9460V 0.8000ns 0.6042V 1.9490V 1.0000ns 0.9256V 2.4233V 1.2000ns 1.2050V 2.8130V 1.3725V 1.4000ns 2.1285V 3.0095V 1.6000ns 1.5560V 2.3415V 3.1265V 2.5135V 1.8000ns 1.7015V 3.1600V 2.6460V 2.0000ns 1.8085V 3.1695V . . . 2.7780V 10.0000ns 2.3600V 3.1670V [Falling Waveform Far] Time V(typ) V(min) V(max) 0.0000s5.0000V0.2000ns4.7470V0.4000ns3.9030V 4.5000V 5.5000V 4.4695V 4.8815V 4.0955V 3.5355V

0.6000ns 2.7313V 0.8000ns 1.8150V 1.7770V 3.4533V 2.8570V 0.8629V 1.1697V 1.0000ns 2.3270V 0.5364V 0.7539V 1.2000ns 1.8470V 0.4524V 1.4000ns 0.5905V 1.5430V 0.4368V 1.6000ns 0.4923V 1.2290V 0.4266V 1.8000ns 0.4639V 0.9906V 0.4207V 0.8349V 2.0000ns 0.4489V 0.4169V . . . 10.0000ns 0.3950V 0.4935V 0.3841V \_\_\_\_\_ Keyword: [Test Load] Required: No Description: Defines a generic test load network and its associated electrical parameters for reference by Golden Waveforms under the [Test Data] keyword. The Golden Waveform tables correspond to a given [Test Load] which is specified by the Test\_load subparameter under the [Test Data] keyword. Sub-Params: Test\_load\_type, C1\_near, Rs\_near, Ls\_near, C2\_near, Rp1\_near, Rp2\_near, Td, Zo, Rp1\_far, Rp2\_far, C2\_far, Ls\_far, Rs\_far, C1\_far, V\_term1, V\_term2, Receiver\_model, Receiver\_model\_inv, R\_diff\_near, R\_diff\_far. Usage Rules: The Test\_load\_type subparameter is required, and its value must be either "Single\_ended" or "Differential." The subparameters specify the electrical parameters associated with a fixed generic test load. The diagram below describes the single\_ended test load. All subparameters except Test\_load\_type are optional. If omitted, series elements are shorted and shunt elements are opened by default. V\_term1 receiver\_model\_name NEAR \ Rp1\_far Rp1\_near \ FAR Rs\_near Ls\_near Ls\_far Rs\_far --0---0--@@@@--/\/\--0---|-| ---o--/\/\--@@@@--o---o--0\_\_\_ Td Zo | C2\_far C1\_near  $\backslash$ === === === === C1\_far C2\_near V\_term2 0-----0 0---------0 0----0 Rp2\_near Rp2\_far GND GND If the Td subparameter is present, then the Zo subparameter must also be present. If the Td subparameter is not present,

		rk and short the	emove the transmission line from two nodes to which it was	
	termination termi	on resistors Rpl_ lated to the [Vol Rpl_near or Rpl_	nation voltage for parallel _near and Rp1_far. This voltage ltage Range] keyword. _far is used, then V_term1 must	
	terminatio	on resistors Rp2_ Rp2_near or Rp2_	nation voltage for parallel _near and Rp2_far. _far is used, then V_term2 must	
	receiver		l and indicates which, if any, the far end node. If not used, the ceiver.	
	case in w models fo:	nich a differenti r the inverting a model_inv is igno	required but may be used in the ial receiver uses two different and non-inverting pins. pred if Test_load_type is	
	pair of t subparame near or fa	ne above circuits ter is used, a re ar nodes of the t	erential, then the test load is a s. If the R_diff_near or R_diff_far esistor is connected between the two circuits. If Test_load_type is and R_diff_far are ignored.	
[Test Load]		,		
	/pe Single_end	ea		
C1_near	= 1p = 10			
—	= 10 = 1n			
C2_near	- 111 - 12			
Rp1_near	= 100			
Rp2_near				
nph_near	= 100			
Td	-			
Td Zo	= 100 = 1ns = 50			
	= 1ns			
Zo Rp1_far Rp2_far	= 1ns = 50			
Zo Rp1_far Rp2_far C2_far	= 1ns = 50 = 100 = 100 = 1p			
Zo Rp1_far Rp2_far C2_far Ls_far	= 1ns = 50 = 100 = 100 = 1p = 1n			
Zo Rp1_far Rp2_far C2_far Ls_far Rs_far	= 1ns = 50 = 100 = 100 = 1p = 1n = 10			
Zo Rp1_far Rp2_far C2_far Ls_far Rs_far C1_far	<pre>= lns = 50 = 100 = 100 = 1p = ln = 10 = 1p = 1p</pre>			
Zo Rp1_far Rp2_far C2_far Ls_far Rs_far C1_far R_diff_far	<pre>= 1ns = 50 = 100 = 100 = 1p = 1n = 10 = 1p = 1p = 10</pre>			
Zo Rp1_far Rp2_far C2_far Ls_far Rs_far C1_far R_diff_far Receiver_mod	<pre>= lns = 50 = 100 = 100 = 1p = 1n = 10 = 1p = 100 del Input1</pre>	min	max	
Zo Rp1_far Rp2_far C2_far Ls_far Rs_far C1_far R_diff_far	<pre>= 1ns = 50 = 100 = 100 = 1p = 1n = 10 = 1p = 1p = 10</pre>	min	max	
Zo Rp1_far Rp2_far C2_far Ls_far Rs_far C1_far R_diff_far Receiver_mod	<pre>= lns = 50 = 100 = 100 = 1p = 1n = 10 = 1p = 100 del Input1</pre>	1.4	1.6	
Zo Rp1_far Rp2_far C2_far Ls_far Rs_far C1_far R_diff_far Receiver_mod   variable 	= 1ns = 50 = 100 = 1p = 1n = 10 = 1p = 100 del Input1 typ			

## Section 6a

ADD SUBMODEL DESCRIPTION

The [Add Submodel] keyword can be used under a top-level [Model] keyword to to add special-purpose functionality to the existing top-level model. This section describes the structure of the top-level model and the submodel.

TOP-LEVEL MODEL:

When special-purpose functional detail is needed, the top-level model can call one or more submodels. The [Add Submodel] keyword is positioned after the initial set of required and optional subparameters of the [Model] keyword and among the keywords under [Model].

The [Add Submodel] keyword lists of name of each submodel and the permitted mode (Driving, Non-Driving or All) under which each added submodel is used.

SUBMODEL:

A submodel is defined using the [Submodel] keyword. It contains a subset of keywords and subparameters used for the [Model] keyword along with other keywords and subparameters that are needed for the added functionality.

The [Submodel] and [Submodel Spec] keywords are defined first since they are used for all submodels.

The only required subparameter in [Submodel] is Submodel\_type to define the list of submodel types. No subparameters under [Model] are permitted under the [Submodel] keyword.

The following set of keywords that are defined under the [Model] keyword are supported by the [Submodel] keyword:

[Pulldown]
[Pullup]
[GND Clamp]
[POWER Clamp]
[Ramp]
[Rising Waveform]
[Falling Waveform]

The [Voltage Range], [Pullup Reference], [Pulldown Reference], [GND Clamp Reference], and [POWER Clamp Reference] keywords are not permitted. The voltage settings are inherited from the top-level model.

These additional keywords are used only for the [Submodel] are documented in this section:

[Submodel Spec] [GND Pulse Table] [POWER Pulse Table] The application of these keywords depends upon the Submodel type entries listed below: Dynamic\_clamp Bus hold Fall back Permitted keywords that are not defined for any of these submodel types are ignored. The rules for what set of keywords are required are found under the Dynamic Clamp, Bus Hold, and Fall Back headings of this section. Keyword: [Submodel] Required: No Description: Used to define a submodel, and its attributes. Sub-Params: Submodel\_type Usage Rules: Each submodel must begin with the keyword [Submodel]. The submodel name must match the one that is listed under an [Add Submodel] keyword and must not contain more than 20 characters. A .ibs file must contain enough [Submodel] keywords to cover all of the model names specified under the [Add Submodel] keyword. Submodel type subparameter is required and must be one of the following: Dynamic\_clamp, Bus\_hold, Fall\_back The C\_comp subparameter is not permitted under the [Submodel] keyword. The total effective die capacitance including the submodel contributions are provided in the top-level model. The following list of keywords that are defined under the Other Notes: [Model] keyword can be used under [Submodel]: [Pulldown], [Pullup], [GND Clamp], [POWER Clamp], [Ramp], [Rising] Waveform], and [Falling Waveform]. The following list of additional keywords can be used: [Submodel Spec], [GND Pulse Table], and [POWER Pulse Table]. \_\_\_\_\_ [Submodel] Dynamic\_clamp1 Submodel\_type Dynamic\_clamp  Keyword: [Submodel Spec] Required: No Description: The [Submodel Spec] keyword defines four columns under which specification and information subparameters are defined for submodels. Sub-Params: V trigger r, V trigger f, Off delay Usage Rules: The [Submodel Spec] is to be used only with submodels. The following subparameters are used: V\_trigger\_r Rising edge trigger voltage V\_trigger\_f Falling edge trigger voltage Off\_delay Turn-off delay from V\_trigger\_r or V\_trigger\_f For each subparameter contained in the first column, the remaining three hold its typical, minimum and maximum values. The entries of typical, minimum and maximum be must be placed on a single line and must be separated by at least one white space. All four columns are required under the [Submodel Spec] keyword. However, data is required only in the typical column. If minimum and/or maximum values are not available, the reserved word "NA" must be used to indicate the typical value by default. The values in the minimum and maximum columns usually correspond to the values in the same columns for the inherited top-level voltage range or reference voltages in the top-level model. The V\_trigger\_r and V\_trigger\_f subparameters should hold values in the minimum and maximum columns that correspond to the voltage range or reference voltages of the top-level model. The Off\_delay subparameter, however, is an exception to this rule because in some cases it may be completely or or partially independent from supply voltages and/or manufacturing process variations. Therefore the minimum and maximum entries for the Off\_delay subparameter should be ordered simply by their magnitude. Unless noted, each [Submodel Spec] subparameter is independent of any other subparameter. V\_trigger\_r, V\_trigger\_f rules: The voltage trigger values for the rising and falling edges provide the starting time when an action is initiated. Off\_delay rules: The functionality of the Off\_delay subparameter is to provide an additional time related mechanism to turn off circuit elements. \_\_\_\_\_

Dynamic Clamp Example:				
[Submodel Spec] Subparamete	r typ	min	max	
 V_trigger_r V_trigger_f	3.6 1.4	2.9 1.2	4.3   1.6	Starts power pulse table Starts gnd pulse table
   Bus Hold Examj	ple:			
[Submodel Spec]   Subparamete: V_trigger_r	r typ 3.1	min 2.4	max 3.7	
V_trigger_f	1.8	1.6	2.0	bus hold transition Starts high to low bus hold transition
   Bus_hold appl	ication with pull	up structure	e triggere	ed on and then clocked off:
 [Submodel Spec]   Subparamete: V_trigger_r	3.1	min 2.4	max 3.7   	Low to high transition triggers the turn on process of the pullup
V_trigger_f Off_delay	-10.0 5n	-10.0 4n	-10.0       6n	Not used, so trigger voltages are set out of range Time from rising edge
				trigger at which the   pullup turned off
Dynamic Clamp				
   When the Submodel_type subparameter under the [Submodel] keyword is set to   Dynamic_clamp, the submodel describes the dynamic clamp functionality.				
	e Table] and [POW complete dynamic			ords are defined. An ided.
<b>Keywords:</b> Required: Description:	[GND Pulse Table No Used to specify	the offset	<b>ilse Table</b> Voltage ve	ersus time of [GND Clamp]
and [POWER Clamp] tables within submodels.Usage Rules:Each [GND Pulse Table] and [POWER Pulse Table] keywordintroduces a table of voltage vs. time points that describethe shape of an offset voltage from the [GND Clamp Reference]voltage (or default ground) or the [POWER Clamp Reference]voltage (or default [Voltage Range] voltage). Note, thesevoltage values are inherited from the top-level model.				
The table itself consists of one column of time points, then three columns of voltage points in the standard typ, min, and max format. The four entries must be placed on a single line and must be separated by at least one white space. All four				ne standard typ, min, and e placed on a single line

columns are required. However, data is only required in the typical column. If minimum or maximum data is not available, use the reserved word "NA". Time values must increase as one parses down the table. The waveform table can contain of maximum of 100 rows.

Each table must contain at least two entries. Thus, numerical values are required for the first and last entries of any column containing numerical data.

The voltage entries in both the [Gnd Pulse Table] and [POWER Pulse Table] tables are directly measured offsets. At each instance, the [Gnd Pulse Table] voltage is ADDED to the [GND Clamp] table voltages to provide the shifted table voltages. At each instance, the [POWER Pulse Table] voltage is SUBTRACTED (because of polarity conventions) from the [POWER Clamp] table voltages to provide the shifted table voltages.

Only one [GND Pulse Table] and one [POWER Pulse Table] are allowed per model.


The [GND Pulse Table] and [POWER Pulse Table] interact with [Submodel Spec] subparameters V\_trigger\_f and V\_trigger\_r. Several modes of operation exist based on whether a pulse table and its corresponding trigger subparameter are given. These modes are classified as triggered and static.

Triggered Mode:

For triggered mode a pulse table must exist and include the entire waveform; i.e., the first entry (or entries) in a voltage column must be equal to the last entry.

Also, a corresponding [Submodel Spec] V\_trigger\_\* subparameter must exist. The triggered interaction is described:

The V\_trigger\_f subparameter under [Submodel Spec] is used to detect when the falling edge waveform at the die passes the trigger voltage. At that time the [Gnd Pulse Table] operation starts. Similarly, the V\_trigger\_r subparameter is used to detect when the rising edge waveform at the die passes the trigger voltage. At that time [POWER Pulse Table] operation starts. The [GND Pulse Table] dependency is shown below:



typ min max [Voltage Range] 5.0 4.5 5.5 Note, the actual voltage range and reference voltages are inherited from the top-level model. [GND Pulse Table] GND Clamp offset table Time V(min) V(max) V(typ) 0 0 0 0 1e-9 0 0 0 2e-9 0.9 0.8 1.0 10e-9 0.9 1.0 0.8 11e-9 0 0 0 | Table to be offset [GND Clamp] I(min) Voltage I(typ) I(max) -5.000 -3.300e+01 -3.000e+01 -3.500e+01 -4.000-2.300e+01 -2.200e+01 -2.400e+01 -3.000 -1.300e+01 -1.200e+01 -1.400e+01 -2.300e+00 -3.700e+00 -2.000-3.000e+00 -1.900-2.100e+00 -1.500e+00 -2.800e+00 -8.600e-01 -1.900e+00 -1.800-1.300e+00 -1.700-6.800e-01 -4.000e-01 -1.100e+00 -1.600 -2.800e-01 -1.800e-01 -5.100e-01 -1.500-1.200e-01 -9.800e-02 -1.800e-01 -7.100e-02 -1.400-7.500e-02 -8.300e-02 -5.700e-02 -5.900e-02 -1.300-5.750e-02 -1.200 -4.600e-02 -4.650e-02 -4.550e-02 -1.100 -3.550e-02 -3.700e-02 -3.450e-02 -1.000 -2.650e-02 -2.850e-02 -2.500e-02 -0.900 -1.850e-02 -2.100e-02 -1.650e-02 -0.800 -1.200e-02 -1.400e-02 -9.750e-03 -6.700e-03 -0.700 -8.800e-03 -4.700e-03 -3.000e-03 -4.650e-03 -0.600 -1.600e-03 -0.500 -9.450e-04 -1.950e-03 -3.650e-04 -0.400-5.700e-05 -2.700e-04 -5.550e-06 -1.200e-06 -1.200e-05 -5.500e-08 -0.300 -0.200 -3.000e-08 -5.000e-07 0.000e+00 0.000e+00 -0.1000.000e+00 0.000e+00 0.000e+00 0.000e+00 0.000 0.000e+00 5.000 0.000e+00 0.000e+00 0.000e+00 [POWER Pulse Table] | POWER Clamp offset table Time V(typ) V(min) V(max) 0 0 0 0 1e-9 0 0 0 2e-9 -0.9 -1.0 -0.8 10e-9 -0.9 -1.0 -0.8 11e-9 0 0 0

[POWER Clamp]

Voltage	I(typ)	I(min)	I(max)
-5.000 -4.000 -3.000 -2.000 -1.900 -1.800 -1.700 -1.600 -1.500 -1.400 -1.300 -1.200 -1.100 -1.000 -0.900 -0.800 -0.700 -0.600 -0.500 -0.400	1.150e+01 7.800e+00 4.350e+00 1.100e+00 8.000e-01 5.300e-01 2.900e-01 1.200e-01 3.650e-02 1.200e-02 6.300e-03 4.200e-03 1.900e-03 1.900e-03 1.150e-03 5.500e-04 1.200e-04 5.400e-05 1.350e-05 8.650e-07	1.100e+01 7.500e+00 4.100e+00 8.750e-01 6.050e-01 3.700e-01 1.800e-01 6.850e-02 2.400e-02 1.100e-02 6.650e-03 4.750e-03 3.500e-03 2.450e-03 1.600e-03 9.150e-04 4.400e-04 1.550e-04 5.400e-05 7.450e-06	1.150e+01 8.150e+00 4.700e+00 1.300e+00 7.250e-01 4.500e-01 2.200e-01 6.900e-02 1.600e-02 1.600e-03 3.650e-03 2.350e-03 1.400e-03 7.100e-04 2.600e-04 5.600e-05 1.200e-05 1.300e-06 4.950e-08
-0.300 -0.200 -0.100	6.250e-08 0.000e+00 0.000e+00	7.550e-07 8.400e-08 0.000e-08	0.000e+00 0.000e+00 0.000e+00
0.000	0.000e+00	0.000e+00	0.000e+00

Bus Hold:

When the Submodel\_type subparameter under the [Submodel] keyword is set to Bus\_hold, the added model describes the bus hold functionality. However, while described in terms of bus hold functionality, active terminators can also be modeled.

Existing keywords and subparameters are used to describe bus hold models. The [Pullup] and [Pulldown] tables both are used to define an internal buffer that is triggered to switch to its opposite state. This switching transition is specified by a [Ramp] keyword or by the [Rising Waveform] and [Falling Waveform] keywords. The usage rules for these keywords are the same as under the [Model] keyword. In particular, at least either the [Pullup] or [Pulldown] keyword is required. Also, the [Ramp] keyword is required, even if the [Rising Waveform] and [Falling Waveform] tables exist. However, the voltage ranges and reference voltages are inherited from the top-level model.

For bus hold submodels, the [Submodel Spec] keyword, V\_trigger\_r, and V\_trigger\_f are required. The Off\_delay subparameter is optional, and can only be used if the submodel consists of a pullup or a pulldown structure only, and not both. Devices which have both pullup and pulldown structures controlled in this fashion can be modeled using two submodels, one for each half of the circuit.

The transition is triggered by action at the die using the [Submodel Spec] V\_trigger\_r and V\_trigger\_f subparameters as described next. In all subsequent discussions, "low" means the pulldown structure is on or active, and the pullup structure is off or inactive if either or both exist. The opposite settings are referred to as "high".

If the starting voltage is below V\_trigger\_f, then the bus hold model is set to the low state causing additional pulldown current. If the starting voltage is above V\_trigger\_r, the bus hold model is set to the high state for additional pullup current.

Under some unusual cases, the above conditions can be both met or not met at all. To resolve this, the EDA tool should compute the starting voltage with the bus hold model set to low. If the starting voltage is equal to or less than the average of V\_trigger\_r and V\_trigger\_f, keep the bus hold model in the low state. Otherwise, set the bus hold model to the high state.

When the input passes through V\_trigger\_f during a high-to-low transition at the die, the bus hold output switches to the low state. Similarly, when the input passes though V\_trigger\_r during a low-to-high transition at the die, the bus hold output switches to the high state.

If the bus hold submodel has a pullup structure only, V\_trigger\_r provides the time when its pullup is turned on and V\_trigger\_f or Off\_delay provides the time when it is turned off, whichever occurs first. Similarly, if the submodel has a pulldown structure only, V\_trigger\_f provides the time when its pulldown is turned on and V\_trigger\_r or Off\_delay provides the time when it is turned off, whichever occurs first. The required V\_trigger\_r and V\_trigger\_f voltage entries can be set to values outside of the input signal range if the pullup or pulldown structures are to be held on until the Off\_delay turns them off.

The starting mode for each of the submodels which include the Off\_delay subparameter of the [Submodel Spec] keyword is the off state. Also, while two submodels provide the desired operation, either of the submodels may exist without the other to simulate turning on and off only a pullup or a pulldown current.

The following tables summarizes the bus hold initial and switching transitions:

BUS HOLD WITHOUT OFF\_DELAY:

Initialization:

Transitions: Prior Bus Hold Vdie transition Bus Hold Submodel State through Transition Transition V\_trigger\_r/f \_\_\_\_\_ -----V\_trigger\_r low-to-high V\_trigger\_f no change V\_trigger\_r no change V\_trigger\_f high-to-low low low high hiqh BUS HOLD WITH OFF\_DELAY (REQUIRES EITHER [PULLUP] or [PULLDOWN] ONLY): Initialization: [Pullup] or Initial Bus Hold [Pulldown] Table Submodel State (Off Mode) -----[Pullup] low [Pulldown] high Transitions: Prior Bus Hold Vdie transition Bus Hold Off\_delay Submodel State through Transition Transition V\_trigger\_r/f \_\_\_\_\_ -----\_\_\_\_\_ V\_trigger\_r low-to-high high-to-low V\_trigger\_f no change no change V\_trigger\_r no change no change V\_trigger\_f high-to-low low-to-high low low high high Note, if Vdie passes again through the V\_trigger\_r/f thresholds before the Off\_delay time is reached, the bus hold state follows the change documented in the first table, overriding the Off\_delay transition. No additional keywords are needed for this functionality. \_\_\_\_\_ Complete Bus Hold Model Example: [Submodel] Bus\_hold\_1 Submodel\_type Bus\_hold [Submodel Spec] Subparameter typ min max 1.3 3.1 1.2 2.6 1.4 | Falling edge trigger V\_trigger\_f 4.6 | Rising edge trigger V\_trigger\_r typ min [Voltage Range] 5.0 4.5 max 5.5 Note, the actual voltage range and reference voltages are inherited from the top-level model.

[Pulldown]					
-5V -100uA -1V -30uA 0V 0 1V 30uA 3V 50uA 5V 100uA 10v 120uA	-80uA -25uA 0 25uA 45uA 80uA 90uA	-120uA -40uA 0 40uA 50uA 120uA 150uA			
[Pullup]					
3V -50uA 5V -100uA 10v -120uA 	80uA 25uA 0 -25uA -45uA -80uA -90uA	-50uA -120uA -150uA			
 [Ramp]   dV/dt_r dV/dt_f R_load = 500 			2.0/0.	75n 75n	max 2.0/0.35n 2.0/0.35n
Complete Pullo	lown Timed Timed_pul				
Submodel_type					
[Submodel Spec] Subparameter	<u>-</u>	typ	min	max	
 V_trigger_r		3.1	2.6	4.6	Rising edge trigger Values could be set out of range to disable the
V_trigger_f		1.3	1.2	1.4	trigger   Falling edge trigger
Off_delay		3n	2n	5n	Delay to turn off the   pulldown table
Note that if the input signal goes above the V_trigger_r value, the pulldown structure will turn off even if the timer didn't expire yet.					
   [Voltage Range   Note, the actu   the top-level	e] 1al voltage	typ 5.0 range and	min 4.5 reference	max 5.5 voltage	es are inherited from

[Pulldown]				
10v 120uA 	-25uA 0 25uA 45uA 80uA 90uA	50uA 120uA 150uA		
[Pullup] tab	le is omitted	d to signal	Open_drain fur	nctionality.
   [Ramp]				
 dV/dt_r dV/dt_f R_load = 500	2.		min 2.0/0.75n 2.0/0.75n	
Fall Back:				
Fall_back, t submodel can increase the submodel is use with a d mode, no act	ne added mode be used to r ir output imp specified in river model c ion is speci:	el describe model drive pedances du a restrict operating o fied. For	s the fall back rs that reduce ring their trar ive manner cons nly in Driving	model] keyword is set to a functionality. This their strengths and hsitions. The fall back sistent with its intended mode. In a Non-Driving back submodel added to
However, onl The switching Waveform] and even if the	y one [Pullu] g transition d [Falling Wa [Rising Wave:	p] or [Pull is specifi aveform] ke form] and [	down] table, bu ed by a [Ramp] ywords. The [F Falling Wavefor	escribe fall back models. At not both, is allowed. keyword or by the [Rising Ramp] keyword is required, cm] tables exist. However, erited from the top-level
For fall back submodels, the [Submodel Spec] keyword, V_trigger_r, and V_trigger_f are required. Unlike the bus hold model, the Off_delay subparameter is not permitted. Devices which have both pullup and pulldown structures can be modeled using two submodels, one for the rising cycle and one for the falling cycle.				
	the pullup st	tructure is		down structure is on or ve. The opposite settings
   The transition is triggered by action at the die using the [Submodel Spec]   V_trigger_r and V_trigger_f subparameters. The initialization and   transitions are set as follows:				

INITIAL STATE:

[Pullup] or [Pulldown] Initial Fall Back Submodel State (Off Mode) Table -----[Pullup] low [Pulldown] hiqh DRIVER RISING CYCLE: Prior Vdie Rising Edge Vdie > V\_trigger\_r Transition Transition State \_\_\_\_\_ \_\_\_\_\_ low <= V\_trigger\_r low-to-high high-to-low</pre> > V\_trigger\_r stays low stays low high <= V\_trigger\_r stays high high-to-low > V\_trigger\_r stays high stays high DRIVER FALLING CYCLE: Prior Vdie Falling Edge Vdie < V\_trigger\_f State Transition Transition State high => V\_trigger\_f high-to-low low-to-high < V\_trigger\_f stays high stays high 

One application is to configure the submodel with only a pullup structure. At the beginning of the rising edge cycle, the pullup is turned on to the high state. When the die voltage passes V\_trigger\_r, the pullup structure is turned off. Because only the pullup structure is used, the off state is low corresponding to a high-Z state. During the falling transition, the pullup remains in the high-Z state if the V\_trigger\_f is set out of range to avoid setting the submodel to the high state. So a temporary boost in drive occurs only during the first part of the rising cycle.

A similar submodel consisting of only a pulldown structure could be constructed to provide added drive strength only at the beginning of the falling cycle. The complete IBIS model would have both submodels to give added drive strength for both the start of the rising and the start of the falling cycles.

No additional keywords are needed for this functionality.

| Complete Dynamic Output Model Example Using Two Submodels: [Submodel] Dynamic\_Output\_r Submodel\_type Fall\_back [Submodel Spec] Subparameter typ min max -10.0 -10.0 -10.0 | Falling edge trigger V\_trigger\_f | set out of range to disable trigger V\_trigger\_r 3.1 2.6 4.6 | Rising edge trigger typ min [Voltage Range] 5.0 4.5 max 5.5 Note, the actual voltage range and reference voltages are inherited from the top-level model. [Pullup] 100mA 80mA 120mA -5V 0V 0 0 0 -200mA -160mA -240mA 10v [Pulldown] table is omitted to signify Open\_source functionality. \_\_\_\_\_ [Ramp] typminmax1.5/0.50n1.43/0.75n1.58/0.35n1.5/0.50n1.43/0.75n1.58/0.35n dV/dt\_f  $R_load = 50$ \_\_\_\_\_ [Submodel] Dynamic\_Output\_f Submodel\_type Fall\_back [Submodel Spec] Subparameter typ min max 10.0 10.0 10.0 | Rising edge trigger V\_trigger\_r | set out of range to | disable trigger 1.3 1.2 V\_trigger\_f 1.4 | Falling edge trigger typ 5.0 min 4.5 max [Voltage Range] 5.5 5.0 Note, the actual voltage range and reference voltages are inherited from the top-level model.

 Section 6b MULTI-LINGUAL MODEL EXTENSIONS \_\_\_\_\_ \_\_\_\_\_ INTRODUCTION: The SPICE, VHDL-AMS and Verilog-AMS languages are supported by IBIS. This chapter describes how models written in these languages can be referenced and used by IBIS files. The language extensions use the following keywords within the IBIS framework: - References enhanced descriptions of structures [External Circuit] [End External Circuit] on the die, including digital and/or analog, active and/or passive circuits [External Model] - Same as [External Circuit], except limited to the connection format and usage of the [Model] [End External Model] keyword, with one additional feature added: support for true differential buffers [Node Declarations] - Lists on-die connection points related to [End Node Declarations] the [Circuit Call] keyword [Circuit Call] - Instantiates [External Circuit]s and connects [End Circuit Call] them to each other and/or die pads The placement of these keywords within the hierarchy of IBIS is shown in the following diagram:

```
|-- [Component]
| ...
  -- [Node Declarations]
     _____
      -- [End Node Declarations]
| | ...
 | ...
  |-- [Circuit Call]
     _____
       -- [End Circuit Call]
 | ...
 . .
-- [Model]
| | ...
  |-- [External Model]
      _____
        |-- [End External Model]
 . . .
 -- [External Circuit]
    _____
     -- [End External Circuit]
| ...
Figure 1: Partial keyword hierarchy
LANGUAGES SUPPORTED:
IBIS files can reference other files which are written using the SPICE,
VHDL-AMS, or Verilog-AMS languages. In this document, these languages are
defined as follows:
"SPICE" refers to SPICE 3, Version 3F5 developed by the University of
California at Berkeley, California. Many vendor-specific EDA tools are
compatible with most or all of this version.
"VHDL-AMS" refers to "IEEE Standard VHDL Analog and Mixed-Signal
Extensions", approved March 18, 1999 by the IEEE-SA Standards Board and
designated IEEE Std. 1076.1-1999, or later.
"Verilog-AMS" refers to the Analog and Mixed-Signal Extensions to
Verilog-HDL as documented in the Verilog-AMS Language Reference, Version
2.0, or later. This document is maintained by Accellera (formerly Open
Verilog International), an independent organization. Verilog-AMS is a
superset that includes Verilog-A and the Verilog Hardware Description
Language IEEE 1364-2001, or later.
"VHDL-A(MS)" refers to the analog subset of VHDL-AMS described above.
"Verilog-A(MS)" refers to the analog subset of Verilog-AMS described above.
In addition the "IEEE Standard Multivalue Logic System for VHDL Model
Interoperability (Std logic 1164)", designated IEEE Std. 1164-1993, or
later is required to promote common digital data types for IBIS files
referencing VHDL-AMS. Also, the Accellera Verilog-AMS Language Reference
Manual Version 2.2, or later is required to promote common digital data
```

types for IBIS files referencing Verilog-AMS.

Note that, for the purposes of this section, keywords, subparameters and other data used without reference to the external languages just described are referred to collectively as "native" IBIS.

#### OVERVIEW:

The four keyword pairs discussed in this chapter can be separated into two groups based on their functionalities. The [External Model], [End External Model], [External Circuit] and [End External Circuit] keywords are used as pointers to the models described by one of the external languages. The [Node Declarations], [End Node Declarations], [Circuit Call], and [End Circuit Call] keywords are used to describe how [External Circuit]s are connected to each other and/or to the die pads.

The [External Model] and [External Circuit] keywords are very similar in that they both support the same external languages, and they can both be used to describe passive and/or active circuitry. The key difference between the two keywords is that [External Model] can only be placed under the [Model] keyword, while [External Circuit] can only be placed outside the [Model] keyword. This is illustrated in Figure 1 above.

The intent behind [External Model] is to provide an upgrade path from native IBIS [Model]s to the external languages (one exception to this is the support for true differential buffers). Thus, the [External Model] keyword can be used to replace the usual I-V and V-T tables, C\_comp, C\_comp\_pullup, C\_comp\_pulldown, C\_comp\_power\_clamp, C\_comp\_gnd\_clamp subparameters, [Ramp], [Driver Schedule], [Submodel] keywords, etc. of a [Model] by any modeling technique that the external languages allow. For [External Model]s, the connectivity, test load and specification parameters (such as Vinh and Vinl) are preserved from the [Model] keyword and the simulator is expected to carry out the same type of connections and measurements as is usually done with the [Model] keyword. The only difference is that the model itself is described by an external language.

In the case of the [External Circuit], however, one can model a circuit having any number of ports (see definitions below). For example, the ports may include impedance or buffer strength selection controls in addition to the usual signal and supply connections. The connectivity of an [External Circuit] is defined by the [Node Declarations] and [Circuit Call] keywords. Currently, the test loads and measurement parameters for an [External Circuit] can only be defined inside the model description itself. The results of measurements can be reported to the user or tool via other means.

The [Circuit Call] keyword acts similarly to subcircuit calls in SPICE, instantiating the various [External Circuit]s and connecting them together. Please note that models described by the [External Model] keyword are connected according to the rules and assumptions of the [Model] keyword. [Circuit Call] is not necessary for these cases and must not be used. DEFINITIONS: For the purposes of this document, several general terms are defined below. circuit - any arbitrary collection of active or passive electrical elements treated as a unit node - any electrical connection point; also called die node (may be digital or analog; may be a connection internal to a circuit or between circuits) pad - a special case of a node. A pad connects a buffer or other circuitry to a package; also called die pad. port - access point in an [External Model] or [External Circuit] definition for digital or analog signals pseudo-differential circuits - combination of two single-ended circuits which drive and/or receive complementary signals, but where no internal current relationship exists between them true differential circuits - circuits where a current relationship exists between two output or inputs which drive or receive complementary signals

GENERAL ASSUMPTIONS:

Ports under [Model]s:

The use of ports under native IBIS must be understood before the multilingual extensions can be correctly applied. The [Model] keyword assumes, but does not explicitly require naming ports on circuits. These ports are automatically connected by IBIS-compliant tools without action by the user. For example, the [Voltage Reference] keyword implies the existence of power supply rails which are connected to the power supply ports of the circuit described by the [Model] keyword.

For multi-lingual modeling, ports must be explicitly named in the [External Model] or [External Circuit]; the ports are no longer assumed by EDA tools. To preserve compatibility with the assumptions of [Model], a list of pre-defined port names has been created where the ports are reserved with fixed functionality. These reserved ports are defined in the table below.

Port Name	Description
========	
1 D_drive	Digital input to a model unit
2 D_enable	Digital enable for a model unit
3 D_receive	Digital receive port of a model unit, based on data on A_signal (and/or A_signal_pos and A_signal_neg)
4 A_puref	Voltage reference port for pullup structure
5 A_pcref	Voltage reference port for power clamp structure
6 A_pdref	Voltage reference port for pulldown structure
7 A_gcref	Voltage reference port for ground clamp structure
8 A_signal	I/O signal port for a model unit
9 A_extref	External reference voltage port
10 D_switch	Digital input for control of a series switch model
11 A_gnd	Global reference voltage port
12 A_pos	Non-inverting port for series or series switch models
13 A_neg	Inverting port for series or series switch models
14 A_signal_pos	Non-inverting port of a differential model
15 A_signal_neg	Inverting port of a differential model

The first letter of the port name designates it as either digital ("D") or analog ("A"). Reserved ports 1 through 13 listed above are assumed or implied under the native IBIS [Model] keyword. Again, for multi-lingual models, these ports must be explicitly assigned by the user in the model if their functions are to be used. A\_gnd is a universal reference node, similar to SPICE ideal node "0." Ports 14 and 15 are only available under [External Model] for support of true differential buffers.


Under the [Model] description, power and ground reference ports are created and connected by IBIS-compliant tools as defined by the [Power Clamp Reference], [GND Clamp Reference], [Pullup Reference], [Pulldown Reference] and/or [Voltage Range] keywords. The A\_signal port is connected to the die pad, to drive or receive an analog signal.

Ports under [External Model]s:

The [External Model] keyword may only appear under the [Model] keyword and it may only use the same ports as assumed with the native IBIS [Model] keyword. However, [External Model] requires that reserved ports be explicitly declared in the referenced language(s); tools will continue to assume the connections to these ports.

For [External Model], reserved analog ports are usually assumed to be die pads. These ports would be connected to the component pins through [Package Model]s or [Pin] parasitics. Digital ports under [External Model] would connect to other internal digital circuitry.

Drawings of two standard [Model] structures -- an I/O buffer and a Series Switch -- are shown below, with their associated port names.



-

Ports under [External Circuit]s:

The [External Circuit] keyword allows the user to define any number of ports and port functions on a circuit. The [Circuit Call] keyword instantiates [External Circuit]s and connects their ports to specific die nodes (this can include pads). In this way, the ports of an [External Circuit] declaration become specific component die nodes. Note that, if reserved digital port names are used with an [External Circuit], those ports will be connected automatically as defined in the port list above (under [External Circuit], reserved analog port names do not retain particular meanings).

The diagram below illustrates the use of [External Circuit]. Buffer A is an instance of [External Circuit] "X". Similarly, Buffer B is an instance of [External Circuit] "Z". These instances are created through [Circuit Call]s. [External Circuit] "Y" defines an on-die interconnect circuit. Nodes "a" through "e" and nodes "f" through "j" are specific instances of the ports defined for [External Circuit]s "X" and "Z". These ports become the internal nodes of the die and must be explicitly declared with the [Node Declarations] keyword. The "On-die Interconnect" [Circuit Call] creates an instance of the [External Circuit] "Y" and connects the instance with the appropriate power, signal, and ground die pads. The "A" and "B" [Circuit Call]s connect the individual ports of each buffer instance to the "On-die Interconnect" [Circuit Call].

Note that the "Analog Buffer Control" signal is connected directly to the pad for pin 3. This connection is also made through an entry under the [Circuit Call] keyword.

--------+ Buffers and interconnect instantiated and internal nodes connected through [Circuit Call] | Die Pads | (map to pins through [External Circuit] X [External Circuit] Y | package) +----+ A |--a--|vccal vcc|---\*| 10 Vcc |\ |--b--|vcca2 | >---+ | int\_ioa iol | ---\* | 1 I/O pad A |/ /| | | --d-- | vssal | | | | | GND On-die ----+ Interconnect [External Circuit] Z +----+ B |--f--|vccbl |\ |--g--|vccb2 | >----+---h--|int\_iob io2 ---\* 2 I/O pad B ||/ /| ||--i--|vssb1 < |--+ |--j--|vssb2 \| | <sup>-</sup> | ---+----+ +-----+ Analog Buffer Control +----\*| 3 Control Resistor or Voltage -------+

Figure 4: Example showing [External Circuit] ports

The [Model], [External Model] and [External Circuit] keywords (with [Circuit Call]s and [Node Declarations] as appropriate) may be combined together in the same IBIS file or even within the same [Component] description.

Port types and states:

The intent of native IBIS is to model the circuit block between the region where analog signals are of interest, and the digital logic domain internal to the component. For the purposes of this discussion, the IBIS circuit block is called a "model unit" in the drawings and document text below.

The multi-lingual modeling extensions maintain and expand this approach, assuming that both digital signals and/or analog signals can move to and from the model unit. All VHDL-AMS and Verilog-AMS models, therefore must have digital ports and analog ports. In certain cases, digital ports may not be required, as in the case of interconnects; see [External Circuit] below. Routines to convert signals from one format to the other are the responsibility of the model author.

Digital ports under AMS languages must follow certain constraints on type and state. In VHDL-AMS models, analog ports must have type "electrical". Digital ports must have type "std\_logic" as defined in IEEE Standard Multivalue Logic System for VHDL Model Interoperability (Std\_logic\_1164), or later. In Verilog-AMS models, analog ports must be of discipline "electrical" or a subdiscipline thereof. Digital ports must be of discipline "logic" as defined in the Accellera Verilog-AMS Language Reference Manual Version 2.2, or later and be constrained to states as defined in IEEE Std. 1164-1993, or later.

The digital ports delivering signals to the AMS model, D\_drive, D\_enable, and D\_switch, must be limited to the '1' or '0' states for VHDL-AMS, or, equivalently, to the 1 or 0 states for Verilog-AMS. The D\_receive digital port may only have the '1', '0', or 'X' states in VHDL-AMS, or, equivalently, the 1, 0, or X states in Verilog-AMS. All digital ports other than the foregoing predefined ports may use any of the logic states allowed by IEEE Std. 1164-1993, or later.

SPICE, VHDL-A(MS), Verilog-A(MS) versus VHDL-AMS and VERILOG-AMS

SPICE, VHDL-A(MS), Verilog-A(MS) cannot process digital signals. All SPICE, VHDL-A(MS), Verilog-A(MS) input and output signals must be in analog format. Consequently, IBIS multi-lingual models using SPICE, VHDL-A(MS) or Verilog-A(MS) require analog-to-digital (A\_to\_D) and/or digital-to-analog (D\_to\_A) converters to be provided by the EDA tool. The converter subparameters are declared by the user, as part of the [External Model] or [External Circuit] syntax, with user-defined names for the ports which connect the converters to the analog ports of the SPICE, VHDL-A(MS), or Verilog-A(MS) model. The details behind these declarations are explained in the keyword definitions below.

To summarize, Verilog-AMS and VHDL-AMS contain all the capability needed to ensure that a model unit consists of only digital ports and/or analog ports. SPICE, VHDL-A(MS) and Verilog-A(MS), however, need extra data conversion, provided by the EDA tool, to ensure that any digital signals can be correctly processed.

	+=		:+	
		"Model Unit"		
D_receive	<	AMS code	A_puref	
	I	_to_A and A_to_D	A_pdref	
D_drive	>	conversions	A_signal	
		provided by	A_pcref	
D_enable	>	model author	A_gcref	
	+=		:+	
Model Unit consists only of AMS code				
(A_gnd and A_extref are not shown)				
Figure 5: AMS Model	Unit, us	sing an I/O buffer	as an example	

"Model Unit" +---+ +----+ +----+ A pure | analog ||-- A pdref +----+ I/O D\_drive -- |-> | D\_to\_A |-->(analog drive ports) --> | buffer ||-- A\_signal +----+ model ||-- A\_pcref +----+ D\_enable -- |-> | D\_to\_A |-->(analog enable ports) --> | -- A\_gcref +---+ +---+| Model Unit consists of SPICE, VHDL-A(MS), Verilog-A(MS) code plus A\_to\_D and D\_TO\_A converters (references for D\_to\_A and A\_to\_D converters not shown) Figure 6: An analog-only Model Unit, using an I/O buffer as an example \_\_\_\_\_ **KEYWORD DEFINITIONS:** \_\_\_\_\_ Keywords: [External Model], [End External Model] Required: No Description: Used to reference an external file written in one of the supported languages containing an arbitrary circuit definition, but having ports that are compatible with the [Model] keyword, or having ports that are compatible with the [Model] keyword plus an additional signal port for true differential buffers. Sub-Params: Language, Corner, Parameters, Ports, D\_to\_A, A\_to\_D The [External Model] keyword must be positioned within a Usage Rules: [Model] section and it may only appear once for each [Model] keyword in a .ibs file. It is not permitted under the [Submodel] keyword. [Circuit Call] may not be used to connect an [External Model]. A native IBIS [Model]'s data may be incomplete if the [Model] correctly references an [External Model]. Any native IBIS keywords that are used in such a case must contain syntactically correct data and subparameters according to native IBIS rules. In all cases, [Model]s which reference [External Model]s must include the following keywords and subparameters: Model\_type Vinh, Vinl (as appropriate to Model\_type) [Voltage Range] and/or [Pullup Reference], [Pulldown Reference], [POWER Clamp Reference], [GND Clamp Reference], [External Reference] [Ramp]

In models without the [External Model] keyword, data for [Ramp] should be measured using a load that conforms to the recommendations in Section 9: Notes on Data Derivation Method. However, when used within the scope of [External Model], the [Ramp] keyword is intended strictly to provide EDA tools with a quick first-order estimate of driver switching characteristics. When using [External Model], therefore, data for [Ramp] may be measured using a different load, if it results in data that better represent the driver's behavior in standard operation. Also in this case, the R\_load subparameter is optional, regardless of its value, and will be ignored by EDA simulators. For example, the 20% to 80% voltage and time intervals for a differential buffer may be measured using the typical differential operating load appropriate to that buffer's technology. Note that voltage and time intervals must always be recorded explicitly rather than as a reduced fraction, in accordance with [Ramp] usage rules.

The following keywords and subparameters may be omitted, regardless of Model\_type, from a [Model] using [External Model]:

C\_comp, C\_comp\_pullup, C\_comp\_pulldown, C\_comp\_power\_clamp, C\_comp\_gnd\_clamp [Pulldown], [Pullup], [POWER Clamp], [GND Clamp]

Subparameter Definitions:

Language:

Accepts "SPICE", "VHDL-AMS", "Verilog-AMS", "VHDL-A(MS)" or "Verilog-A(MS)" as arguments. The Language subparameter is required and must appear only once.

Corner:

Three entries follow the Corner subparameter on each line:

corner\_name file\_name circuit\_name

The corner\_name entry is "Typ", "Min", or "Max". The file\_name entry points to the referenced file in the same directory as the .ibs file.

Up to three Corner lines are permitted. A "Typ" line is required. If "Min" and/or "Max" data is missing, the tool may use "Typ" data in its place. However, the tool should notify the user of this action.

The circuit\_name entry provides the name of the circuit to be simulated within the referenced file. For SPICE files, this is normally a ".subckt" name. For VHDL-AMS files, this is normally an "entity(architecture)" name pair. For Verilog-AMS files, this is normally a "module" name.

No character limits, case-sensitivity limits or extension conventions are required or enforced for file\_name and circuit\_name entries. However, the total number of characters in each Corner line must comply with the rules in Section 3. Furthermore, lower-case file\_name entries are recommended to avoid possible conflicts with file naming conventions under different operating systems. Case differences between otherwise identical file\_name entries or circuit\_name entries should be avoided. External languages may not support case-sensitive distinctions.

# Parameters:

Lists names of parameters that can be passed into an external model file. Each Parameters assignment must match a name or keyword in the external file or language. The list of Parameters may span several lines by using the word Parameters at the start of each line. The Parameters subparameter is optional, and the external model must operate with default settings without any Parameters assignments.

Parameter passing is not supported in SPICE. VHDL-AMS and VHDL-A(MS) parameters are supported using "generic" names, and Verilog-AMS and Verilog-A(MS) parameters are supported using "parameter" names.

### Ports:

Ports are interfaces to the [External Model] which are available to the user and tool at the IBIS level. They are used to connect the [External Model] to die pads. The Ports parameter is used to identify the ports of the [External Model] to the simulation tool. The port assignment is by position and the port names do not have to match exactly the names inside the external file. The list of port names may span several lines if the word Ports is used at the start of each line.

Model units under [External Model] may only use reserved ports. The reserved, pre-defined port names are listed in the General Assumptions heading above. As noted earlier, digital and analog reserved port functions will be assumed by the tool and connections made accordingly. All the ports appropriate to the particular Model\_type subparameter entry must be explicitly listed (see below). Note that the user may connect SPICE, Verilog-A(MS) and VHDL-A(MS) models to A\_to\_D and D\_to\_A converters using custom names for analog ports within the model unit, so long as the digital ports of the converters use the digital reserved port names.

The rules for pad connections with [External Model] are identical to those for [Model]. The [Pin Mapping] keyword may be used with [External Model]s but is not required. If used, the [External Model] specific voltage supply ports -- A\_puref, A\_pdref, A\_gcref, A\_pcref, and A\_extref -- are connected as defined under the [Pin Mapping] keyword. In all cases, the voltage levels connected on the reserved supply ports are defined by the [Power Clamp Reference], [GND Clamp Reference], [Pullup Reference], [Pulldown Reference], and/or [Voltage Range] keywords, as in the case of [Model].

#### Digital-to-Analog/Analog-to-Digital Conversions:

These subparameters define all digital-to-analog and analog-to-digital converters needed to properly connect digital signals with the analog ports of referenced external SPICE, Verilog-A(MS) or VHDL-A(MS) models. These subparameters must be used when [External Model] references a file written in the SPICE, Verilog-A(MS) or VHDL-A(MS) languages. They are not permitted with Verilog-AMS or VHDL-AMS external files. D\_to\_A:

As assumed in [Model], some interface ports of [External Model] circuits expect digital input signals. As SPICE, Verilog-A(MS) or VHDL-A(MS) models understand only analog signals, some conversion from digital to analog format is required. For example, input logical states such as '0' or '1,' implied in [Model], must be converted to actual input voltage stimuli, such as a voltage ramp, for SPICE simulation.

The D\_to\_A subparameter provides information for converting a digital stimulus, such as '0' or '1', into an analog voltage ramp (a digital 'X' input is ignored by D\_to\_A converters). Each digital port which carries data for conversion to analog format must have its own D\_to\_A line.

The D\_to\_A subparameter is followed by eight arguments:

d\_port port1 port2 vlow vhigh trise tfall corner\_name

The d\_port entry holds the name of the digital port. This entry is used for the reserved port names D\_drive, D\_enable, and D\_switch. The port1 and port2 entries hold the SPICE, Verilog-A(MS) or VHDL-A(MS) analog input port names across which voltages are specified. These entries are used for the user-defined port names, together with another port name, used as a reference.

Normally port1 accepts an input signal and port2 is the reference for port1. However, for an opposite polarity stimulus, port1 could be connected to a reference port and port2 could serve as the input.

The vlow and vhigh entries accept analog voltage values which must correspond to the digital off and on states, where the vhigh value must be greater than the vlow value. For example, a 3.3 V ground-referenced buffer would list vlow as 0 V and vhigh as 3.3 V. The trise and tfall entries are times, must be positive and define input ramp rise and fall times between 0 and 100 percent.

The corner\_name entry holds the name of the external model corner being referenced, as listed under the Corner subparameter.

At least one D\_to\_A line must be present, corresponding to the "Typ" corner model, for each digital line to be converted. Additional D\_to\_A lines for other corners may be omitted. In this case, the typical corner D\_to\_A entries will apply to all model corners and the "Typ" corner\_name entry may be omitted.

## A\_to\_D:

The A\_to\_D subparameter is used to generate a digital state ('0', '1', or 'X') based on analog voltages generated by the SPICE, Verilog-A(MS) or VHDL-A(MS) model or analog voltages present at the pad/pin. This allows an analog signal from the external SPICE, Verilog-A(MS) or VHDL-A(MS) circuit or pad/pin to be read as a digital signal by the simulation tool.

The A\_to\_D subparameter is followed by six arguments:

d\_port port1 port2 vlow vhigh corner\_name

The d\_port entry lists the reserved port name D\_receive. As with D\_to\_A, the port1 entry would normally contain the reserved name A\_signal (see below) or a user-defined port name, while port2 may list any other analog reserved port name, used as a reference. The voltage measurements are taken in this example from the port1 entry with respect to the port2 entry. These ports must also be named by the Ports subparameter.

The vlow and vhigh entries list the low and high analog threshold voltage values. The reported digital state on D\_receive will be '0' if the measured voltage is lower than the vlow value, '1' if above the vhigh value, and 'X' otherwise.

The corner\_name entry holds the name of the external model corner being referenced, as listed under the Corner subparameter.

At least one A\_to\_D line must be supplied corresponding to the "Typ" corner model. Other A\_to\_D lines for other corners may be omitted. In this case, the typical corner A\_to\_D entries will apply to all model corners.

IMPORTANT: measurements for receivers in IBIS are normally assumed to be conducted at the die pads/pins. In such cases, the electrical input model data comprises a "load" which affects the waveform seen at the pads. However, for models measure the analog input response at the die pads or inside the circuit (this does not preclude tools from reporting

digital D_receive and/or analog port responses in addition to at-pad A_signal response). If at-pad measurements are
desired, the A_signal port would be named in the A_to_D line
under port1. The A_to_D converter then effectively acts "in
parallel" with the load of the circuit. If internal
measurements are desired (e.g., if the user wishes to view the
signal after processing by the receiver), the user-defined
signal port would be named in the A_to_D line under port1. The
A_to_D converter is effectively "in series" with the receiver
model. The vhigh and vlow parameters should be adjusted as
appropriate to the measurement point of interest.

Note that, while the port assignments and SPICE, Verilog-A(MS) or VHDL-A(MS) model must be provided by the user, the D\_to\_A and A\_to\_D converters will be provided automatically by the tool (the converter parameters must still be declared by the user). There is no need for the user to develop external SPICE, Verilog-A(MS) or VHDL-A(MS) code specifically for these functions.

A conceptual diagram of the port connections of a SPICE, Verilog-A(MS) or VHDL-A(MS) [External Model] is shown below. The example illustrates an I/O buffer. Note that the drawing implies that the D\_receive state changes in response to the analog signal my\_receive, not A\_signal (see above):




Figure 7: Example of an [External Model] I/O buffer using SPICE, Verilog-A(MS) or VHDL-A(MS)

An example of an [External Model] is shown at the end of this section.

Pseudo-Differential Buffers:

Pseudo-differential buffers may be described using a pair of [External Model]s which may or may not be identical. Each of the analog I/O signal ports (usually A\_signal) is connected to a specific pad through the [Pin] list in the usual fashion, and the two ports are linked together as a differential pair through the [Diff Pin] keyword.


The reserved signal name A\_signal is required for the I/O signal ports of [External Model]s connected to pads used in a pseudo-differential configuration.


Users should note that, in pseudo-differential buffers, only one formal signal port is used to stimulate the two [External Model] digital inputs (D\_drive). One of these inputs will reflect the timing and polarity of the formal signal port named by the user, while the other input is inverted and (potentially) delayed with respect to the formal port as defined under the [Diff Pin] keyword. THIS SECOND PORT IS AUTOMATICALLY CREATED BY THE SIMULATION TOOL. Users do not have to create special structures to invert or delay the driven digital signal. Simulation tools will correctly implement the two input ports once the [Diff Pin] keyword has been detected in the .ibs file. This approach is identical to that used in native IBIS.

The D\_to\_A adapters used for SPICE, Verilog-A(MS) or VHDL-A(MS) files can be set up to control ports on pseudo-differential buffers. If SPICE, Verilog-A(MS) or VHDL-A(MS) is used as an external language, the [Diff Pin] vdiff subparameter overrides the contents of vlow and vhigh under A\_to\_D.

IMPORTANT: For pseudo-differential buffers under [External Model], the analog input response may only be measured at the die pads. The [Diff Pin] parameter is required, and controls both the polarity and the differential thresholds used to determine the D\_receive port response (the D\_receive port will follow the state of the non-inverting pin/pad as referenced to the inverting pin/pad). For SPICE, Verilog-A(MS) or VHDL-A(MS) models, the A\_to\_D line must name the A\_signal port under either port1 or port2, as with a single-ended buffer. The A\_to\_D converter then effectively acts "in parallel" with the load of the buffer circuit. The vhigh and vlow parameters will be overriden by the [Diff Pin] vdiff declarations.

The port relationships are shown in the examples below.





True Differential Models:

True differential buffers may be described using [External Model]. In a true differential [External Model], the differential I/O ports which connect to die pads use the reserved names A\_signal\_pos and A\_signal\_neg, as shown in the diagram below.





Figure 10: Port names for true differential I/O buffer

IMPORTANT: All true differential models under [External Model]
assume single-ended digital port connections (D\_drive,
D\_enable, D\_receive).

The [Diff Pin] keyword is still required within the same [Component] definition when [External Model] describes a true differential buffer. The [Model] names or [Model Selector] names referenced by the pair of pins listed in an entry of the [Diff Pin] MUST be the same.

The D\_to\_A or A\_to\_D adapters used for SPICE, Verilog-A(MS) or VHDL-A(MS) files may be set up to control or respond to true differential ports. An example is shown below.



Note that the thresholds refer to the state of the non-inverting signal, using the inverting signal as a reference. Therefore, the output signal is considered high when, for example, the non-inverting input is +200 mV above the inverting input. Similarly, the output signal is considered low when the same non-inverting input is -200 mV "above" the inverting input.

EDA tools will report the state of the D\_receive port for true differential \*-AMS [External Model]s according to the AMS code written by the model author; the use of [Diff Pin] does not affect the reporting of D\_receive in this case. EDA tools are free to additionally report the state of the I/O pads according to the [Diff Pin] vdiff subparameter.

For SPICE, Verilog-A(MS) or VHDL-A(MS) and \*-AMS true differential [External Model]s, the EDA tool must not override or change the model author's connection of the D\_receive port.

Four additional Model\_type arguments are available under the [Model] keyword. One of these must be used when an [External Model] describes a true differential model:

I/O\_diff, Output\_diff, 3-state\_diff, Input\_diff

Two additional differential timing test loads are available:

Rref\_diff, Cref\_diff

These subparameters are also available under the [Model Spec] keyword for the typical, minimum, and maximum corner cases.

These timing test loads require that both the inverting and non-inverting ports of the differential model refer to valid buffer model data (not terminations, supply rails, etc.). The differential test loads may also be combined with the single-ended timing test loads Rref, Cref, and Vref. Note that the single-ended timing test loads plus Vmeas are used if Rref\_diff and Cref\_diff are NOT supplied.

Series and Series Switch Models:

Native IBIS did not define the transition characteristics of digital switch controls. Switches were assumed to either be on or off during a simulation and I-V characteristics could be defined for either or both states. The [External Model] format allows users to control the state of a switch through the D\_switch port. As with other digital ports, the use of SPICE, Verilog-A(MS) or VHDL-A(MS) in an [External Model] requires the user to declare D\_to\_A ports, to convert the D\_switch signal to an analog input to the SPICE, Verilog-A(MS) or VHDL-A(MS) is state may actually change during a simulation is determined by the EDA tool used).

Series and Series\_switch devices both are described under the [External Model] keyword using the reserved port names A\_pos and A\_neg. Note that the [Series Pin Mapping] keyword must be present and correctly used elsewhere in the file, in order to properly set the logic state of the switch. The A pos port is defined in the first entry of the [Series Pin Mapping] keyword, and the A neg port is defined in the pin2 entry. For series switches, the [Series Switch Groups] keyword is required. Ports required for various Model\_types: As [External Model] makes use of the [Model] keyword's Model\_type subparameter, not all digital and analog reserved ports may be needed for all Model\_types. The table below defines which reserved port names are required for various Model\_types. Model\_type D\_drive D\_enable D\_receive A\_signal D\_switch A\_pos A\_neg I/0\* Х Х Х Х 3-state\* Х Х Х Output\*, Open\* X Х Input Х Х Terminator Х Series Х Х Series\_switch Х Х X Model\_type D\_drive D\_enable D\_receive A\_signal\_pos A\_signal\_neg I/O\_diff Х Х Х Х Х 3-state\_diff Х Х Х Х Output\_diff Х Х Х Input\_diff Х Х Х \_\_\_\_\_ Example [External Model] using SPICE: \_\_\_\_\_ [Model] ExBufferSPICE Model\_type I/O Vinh = 2.0Vinl = 0.8Other model subparameters are optional min max typ 3.3 3.0 3.6 [Voltage Range] [Ramp] 1.57/0.36n 1.44/0.57n 1.73/0.28n dV/dt\_r dV/dt f 1.57/0.35n 1.46/0.44n 1.68/0.28n 

[External Model] Language SPICE Corner corner\_name file\_name circuit\_name (.subckt name) Typ buffer\_typ.spi buffer\_io\_typ Corner Corner Min buffer min.spi buffer io min Corner Max buffer max.spi buffer io max Parameters - Not supported in SPICE | Ports List of port names (in same order as in SPICE) Ports A\_signal my\_drive my\_enable my\_receive my\_ref Ports A\_puref A\_pdref A\_pcref A\_gcref A\_extref D\_to\_A d\_port port1 port2 vlow vhigh trise tfall D\_to\_A D\_drive my\_drive my\_ref 0.0 3.3 0.5n 0.3n D\_to\_A D\_enable my\_enable A\_gcref 0.0 3.3 0.5n 0.3n vlow vhigh trise tfall corner\_name Typ Typ A\_to\_D d\_port port1 port2 vlow vhigh corner\_name A\_to\_D D\_receive my\_receive my\_ref 0.8 2.0 Тур Note: A\_signal might also be used instead of a user-defined interface port for measurements taken at the die pads [End External Model] \_\_\_\_\_ Example [External Model] using VHDL-AMS: [Model] ExBufferVHDL Model\_type I/O Vinh = 2.0Vinl = 0.8Other model subparameters are optional min typ max [Voltage Range] 3.3 3.0 3.6 [Ramp] dV/dt r 1.57/0.36n 1.44/0.57n 1.73/0.28n 1.57/0.35n 1.46/0.44n 1.68/0.28n dV/dt\_f [External Model] Language VHDL-AMS Corner corner\_name file\_name circuit\_name entity(architecture) buffer\_typ.vhd buffer(buffer\_io\_typ) Corner Тур buffer\_min.vhd buffer(buffer\_io\_min) Corner Min buffer\_max.vhd buffer(buffer\_io\_max) Corner Max | Parameters List of parameters Parameters delay rate Parameters preemphasis 

```
| Ports List of port names (in same order as in VHDL-AMS)
Ports A_signal A_puref A_pdref A_pcref A_gcref
Ports D_drive D_enable D_receive
[End External Model]
-----
Example [External Model] using Verilog-AMS:
_____
[Model] ExBufferVerilog
Model_type I/O
Vinh = 2.0
Vinl = 0.8
Other model subparameters are optional
                    min
                           max
               typ
[Voltage Range] 3.3
                    3.0
                           3.6
[Ramp]
           1.57/0.36n 1.44/0.57n 1.73/0.28n
dV/dt_r
           1.57/0.35n 1.46/0.44n 1.68/0.28n
dV/dt_f
[External Model]
Language Verilog-AMS
Corner corner_name file_name circuit_name (module)
                  buffer_typ.v buffer_io_typ
Corner
       Тур
                  buffer_min.v buffer_io_min
Corner
        Min
                  buffer_max.v buffer_io_max
Corner
       Max
| Parameters List of parameters
Parameters delay rate
Parameters preemphasis
| Ports List of port names (in same order as in Verilog-AMS)
Ports A_signal A_puref A_pdref A_pcref A_gcref
Ports D_drive D_enable D_receive
[End External Model]
_____
Example [External Model] using VHDL-A(MS):
_____
[Model] ExBufferVHDL_analog
Model_type I/O
Vinh = 2.0
Vinl = 0.8
 Other model subparameters are optional
                    min max
               typ
[Voltage Range] 3.3 3.0
                           3.6
```

[Ramp] dV/dt\_r 1.57/0.36n 1.44/0.57n 1.73/0.28n dV/dt\_f 1.57/0.35n 1.46/0.44n 1.68/0.28n [External Model] Language VHDL-A(MS) Corner corner\_name file\_name circuit\_name entity(architecture) buffer\_typ.vhd buffer(buffer\_io\_typ) Corner Тур buffer\_min.vhd buffer(buffer\_io\_min) Corner Min Corner Max buffer\_max.vhd buffer(buffer\_io\_max) | Parameters List of parameters Parameters delay rate Parameters preemphasis | Ports List of port names (in same order as in VHDL-A(MS)) Ports A\_signal my\_drive my\_enable my\_receive my\_ref Ports A\_puref A\_pdref A\_pcref A\_gcref A\_extref D\_to\_A d\_port port1 port2 vlow vhigh trise tfall corner\_name D\_to\_A D\_drive my\_drive my\_ref 0.0 3.3 0.5n 0.3n Typ D\_to\_A D\_enable my\_enable A\_gcref 0.0 3.3 0.5n 0.3n Typ A\_to\_D d\_port port1 port2 vlow vhigh corner\_name A\_to\_D D\_receive my\_receive my\_ref 0.8 2.0 Typ Note: A\_signal might also be used instead of a user-defined interface port for measurements taken at the die pads \_\_\_\_\_ Example [External Model] using Verilog-A(MS): \_\_\_\_\_ [Model] ExBufferVerilog\_analog Model type I/O Vinh = 2.0Vinl = 0.8Other model subparameters are optional typ min max [Voltage Range] 3.3 3.0 3.6 [Ramp] dV/dt\_r 1.57/0.36n 1.44/0.57n 1.73/0.28n 1.57/0.35n 1.46/0.44n 1.68/0.28n dV/dt f [External Model] Language Verilog-A(MS) Corner corner\_name file\_name circuit\_name (module) Corner Typ buffer\_typ.va buffer\_io\_typ Corner Min buffer min.va buffer io min Corner Max buffer max.va buffer io max 

```
| Parameters List of parameters
Parameters delay rate
Parameters preemphasis
| Ports List of port names (in same order as in Verilog-A(MS))
Ports A signal my drive my enable my receive my ref
Ports A_puref A_pdref A_pcref A_gcref A_extref
D_to_A d_port port1 port2 vlow vhigh trise tfall corner_name
D_to_A D_drive my_drive my_ref 0.0 3.3 0.5n 0.3n Typ
D_to_A D_enable my_enable A_gcref 0.0 3.3 0.5n 0.3n
                                                       Тур
A_to_D d_port
                port1 port2
                                    vlow vhigh corner_name
A_to_D D_receive my_receive my_ref 0.8 2.0
                                                Typ
 Note: A_signal might also be used instead of a user-defined interface port
 for measurements taken at the die pads
[End External Model]
          _____
Example of True Differential [External Model] using SPICE:
 _____
[Model] Ext_SPICE_Diff_Buff
Model_type I/O_diff
Rref diff = 100
Other model subparameters are optional
                       min
                typ
                              max
[Voltage Range] 3.3
                      3.0
                              3.6
[Ramp]
dV/dt r
            1.57/0.36n 1.44/0.57n 1.73/0.28n
            1.57/0.35n 1.46/0.44n 1.68/0.28n
dV/dt_f
[External Model]
Language SPICE
Corner corner_name file_name circuit_name (.subckt name)
                   diffio.spi diff_io_typ
Corner
         Тур
                    diffio.spi diff_io_min
Corner
         Min
                   diffio.spi diff_io_max
Corner
        Max
| Ports List of port names (in same order as in SPICE)
Ports A_signal_pos A_signal_neg my_receive my_drive my_enable
Ports A_puref A_pdref A_pcref A_gcref A_extref my_ref A_gnd
                         port2
| D_to_A d_port port1
                                  vlow vhigh trise tfall corner_name
                                  0.0 3.3
D_to_A D_drive my_drive my_ref
                                            0.5n 0.3n Typ
                                  0.0 3.0
                                            0.6n 0.3n Min
D_to_A
        D_drive my_drive my_ref
D_to_A D_drive my_drive my_ref 0.0 3.6 0.4n 0.3n Max
D to A D enable my enable my ref 0.0 3.3 0.5n 0.3n Typ
D to A D enable my enable my ref 0.0 3.0
                                            0.6n 0.3n Min
                                            0.4n 0.3n Max
D_to_A D_enable my_enable my_ref 0.0 3.6
```

A\_to\_D d\_port port1 port2 vlow vhigh corner\_name D\_receive A\_signal\_pos A\_signal\_neg -200m 200m Typ A\_to\_D D\_receive A\_signal\_pos A\_signal\_neg -200m 200m Min D\_receive A\_signal\_pos A\_signal\_neg -200m 200m Max A\_to\_D A\_to\_D [End External Model] \_\_\_\_\_ Example of True Differential [External Model] using VHDL-AMS: \_\_\_\_\_ [Model] Ext\_VHDL\_Diff\_Buff Model\_type I/O\_diff  $Rref_diff = 100$ typmin[Voltage Range]3.33.0 max 3.6 [Ramp] dV/dt\_r 1.57/0.36n 1.44/0.57n 1.73/0.28n 1.57/0.35n 1.46/0.44n 1.68/0.28n dV/dt f Other model subparameters are optional [External Model] Language VHDL-AMS Corner corner\_name file\_name circuit\_name entity(architecture) diffio\_typ.vhd buffer(diff\_io\_typ) Corner Typ diffio\_min.vhd buffer(diff\_io\_min) Corner Min diffio\_max.vhd buffer(diff\_io\_max) Corner Max | Parameters List of parameters Parameters delay rate Parameters preemphasis Ports List of port names (in same order as in VHDL-AMS) Ports A signal pos A signal neg D receive D drive D enable Ports A\_puref A\_pdref A\_pcref A\_gcref [End External Model] \_\_\_\_\_ Example of Pseudo-Differential [External Model] using SPICE: \_\_\_\_\_ Note that [Pin] and [Diff Pin] declarations are shown for clarity [Pin] signal\_name model\_name R\_pin L\_pin C\_pin 1 Example\_pos Ext\_SPICE\_PDiff\_Buff 2 Example\_neg Ext\_SPICE\_PDiff\_Buff . . .

[Diff Pin] inv\_pin vdiff tdelay\_typ tdelay\_min tdelay\_max 1 2 200mV 0ns 0ns 0ns | ... [Model] Ext SPICE PDiff Buff Model type I/O Other model subparameters are optional min max typ [Voltage Range] 3.3 3.0 3.6 [Ramp] dV/dt\_r 1.57/0.36n 1.44/0.57n 1.73/0.28n dV/dt\_f 1.57/0.35n 1.46/0.44n 1.68/0.28n [External Model] Language SPICE Corner corner\_name file\_name circuit\_name (.subckt name) diffio.spi diff\_io\_typ Corner Тур diffio.spi diff\_io\_min Corner Min diffio.spi diff\_io\_max Corner Max Ports List of port names (in same order as in SPICE) Ports A signal my drive my enable my ref Ports A\_puref A\_pdref A\_pcref A\_gcref A\_gnd A\_extref port2 D\_to\_A d\_port port1 vlow vhigh trise tfall corner\_name 0.0 3.3 0.5n 0.3n Typ D\_to\_A D\_drive my\_drive my\_ref 0.0 3.0 0.6n 0.3n Min D\_drive my\_drive my\_ref D\_to\_A D\_drive my\_drive 0.0 3.6 0.4n 0.3n Max D\_to\_A my\_ref D\_enable my\_enable A\_pcref 0.0 3.3 0.5n 0.3n Typ D\_to\_A D\_enable my\_enable A\_pcref 0.0 3.0 0.6n 0.3n Min D\_to\_A D\_enable my\_enable A\_pcref 0.0 3.6 0.4n 0.3n Max D\_to\_A port2 vlow vhigh corner\_name A\_to\_D d\_port port1 0.8 2.0 A\_to\_D D\_receive A\_signal my\_ref Тур 2.0 A\_to\_D D\_receive A\_signal my\_ref 0.8 Min A\_to\_D D\_receive A\_signal my\_ref 0.8 2.0 Max This example shows the evaluation of the received signals at the die pads. [Diff Pin] defines the interpretation of the A to D output polarity and levels and overrides the A\_to\_D settings shown above. [End External Model] 

<b>Keywords:</b> Required:	[External Circuit], [End External Circuit] No
Description: Sub-Params: Usage Rules:	Used to reference an external file containing an arbitrary circuit description using one of the supported languages. Language, Corner, Parameters, Ports, D_to_A, A_to_D Each [External Circuit] keyword must be followed by a unique name that differs from any name used for any [Model] or [Submodel] keyword.
	The [External Circuit] keyword may appear multiple times. It is not scoped by any other keyword.
	Each instance of an [External Circuit] is referenced by one or more [Circuit Call] keywords discussed later. (The [Circuit Call] keyword cannot be used to reference a [Model] keyword.)
	The [External Circuit] keyword and contents may be placed anywhere in the file, outside of any [Component] keyword group or [Model] keyword group, in a manner similar to that of the [Model] keyword.
	Subparameter Definitions:
	Language:
	Accepts "SPICE", "VHDL-AMS", "Verilog-AMS", "VHDL-A(MS)" or "Verilog-A(MS)" as arguments. The Language subparameter is required and must appear only once.
	Corner:
	Three entries follow the Corner subparameter on each line:
	corner_name file_name circuit_name
	The corner_name entry is "Typ", "Min", or "Max". The file_name entry points to the referenced file in the same directory as the .ibs file.
	Up to three Corner lines are permitted. A "Typ" line is required. If "Min" and/or "Max" data is missing, the tool may use "Typ" data in its place. However, the tool should notify the user of this action.
	The circuit_name entry provides the name of the circuit to be simulated within the referenced file. For SPICE files, this is normally a ".subckt" name. For VHDL-AMS files, this is normally an "entity(architecture)" name pair. For Verilog-AMS files, this is normally a "module" name.
	No character limits, case-sensitivity limits or extension conventions are required or enforced for file_name and circuit_name entries. However, the total number of characters

in each Corner line must comply with Section 3. Furthermore, lower-case file\_name entries are recommended to avoid possible conflicts with file naming conventions under different operating systems. Case differences between otherwise identical file\_name entries or circuit\_name entries should be avoided. External languages may not support case-sensitive distinctions.

#### Parameters:

Lists names of parameters that may be passed into an external circuit file. Each Parameters assignment must match a name or keyword in the external file or language. The list of Parameters can span several lines by using the word Parameters at the start of each line. The Parameters subparameter is optional, and the external circuit must operate with default settings without any Parameters assignments.

Parameter passing is not supported in SPICE. VHDL-AMS and VHDL-A(MS) parameters are supported using "generic" names, and Verilog-AMS and Verilog-A(MS) parameters are supported using "parameter" names.

### Ports:

Ports are interfaces to the [External Circuit] which are available to the user and tool at the IBIS level. They are used to connect the [External Circuit] to die pads. The Ports parameter is used to identify the ports of the [External Circuit] to the simulation tool. The port assignment is by position and the port names do not have to match exactly the names inside the external file. The list of port names may span several lines if the word Ports is used at the start of each line.

The Ports parameter is used to identify the ports of the [External Circuit] to the simulation tool. The port assignment is by position and the port names do not have to match exactly the port names in the external file. The list of port names may span several lines if the word Ports is used at the start of each line.

[External Circuit] allows any number of ports to be defined, with any names which comply with Section 3 format requirements. Reserved port names may be used, but ONLY DIGITAL PORTS will have the pre-defined functions listed in the General Assumptions heading above. User-defined and reserved port names may be combined within the same [External Circuit].

The [Pin Mapping] keyword cannot be used with [External Circuit] in the same [Component] description.

Digital-to-Analog/Analog-to-Digital Conversions:

These subparameters define all digital-to-analog and analog-to-digital converters needed to properly connect digital signals with the analog ports of referenced external SPICE, Verilog-A(MS) or VHDL-A(MS) models. These subparameters must be used when [External Circuit] references a file written in the SPICE, Verilog-A(MS) or VHDL-A(MS) language. They are not permitted with Verilog-AMS or VHDL-AMS external files.

# D\_to\_A:

As assumed in [Model] and [External Model], some interface ports of [External Circuit]s expect digital input signals. As SPICE, Verilog-A(MS) or VHDL-A(MS) models understand only analog signals, some conversion from digital to analog format is required. For example, input logical states such as '0' or '1' must be converted to actual input voltage stimuli, such as a voltage ramp, for SPICE simulation.

The D\_to\_A subparameter provides information for converting a digital stimulus, such as '0' or '1', into an analog voltage ramp (a digital 'X' input is ignored by D\_to\_A converters). Each digital port which carries data for conversion to analog format must have its own D\_to\_A declaration.

The D\_to\_A subparameter is followed by eight arguments:

d\_port port1 port2 vlow vhigh trise tfall corner\_name

The d\_port entry holds the name of the digital port. This entry may contain user-defined port names or the reserved port names D\_drive, D\_enable, and D\_switch. he port1 and port2 entries hold the SPICE, Verilog-A(MS) or VHDL-A(MS) analog input port names across which voltages are specified. These entries contain user-defined port names. One of these port entries must name a reference for the other port (for example, A\_gnd).

Normally, port1 accepts an input signal and port2 is the reference for port1. However, for an opposite polarity stimulus, port1 could be connected to a voltage reference and port2 could serve as the input.

The vlow and vhigh entries accept voltage values which correspond to fully-off and fully-on states, where the vhigh value must be greater than the vlow value. For example, a 3.3 V ground-referenced buffer would list vlow as 0 V and vhigh as 3.3 V. The trise and tfall entries are times, must be positive and define input ramp rise and fall times between 0 and 100 percent.

The corner\_name entry holds the name of the external circuit corner being referenced, as listed under the Corner subparameter.

Any number of D\_to\_A subparameter lines is allowed, so long as each contains a unique port name entry and at least one unique port1 or port2 entry (i.e., several D\_to\_A declarations may use the same reference node under port1 or port2). At least one D\_to\_A line must be present, corresponding to the "Typ" corner model, for each digital line to be converted. Additional D\_to\_A lines for other corners may be omitted. In this case, the typical corner D\_to\_A entries will apply to all model corners and the "Typ" corner\_name entry may be omitted.

# A\_to\_D:

The A\_to\_D subparameter is used to generate a digital state ('0', '1', or 'X') based on analog voltages from the SPICE, Verilog-A(MS) or VHDL-A(MS) model or from the pad/pin. This allows an analog signal from the external SPICE, Verilog-A(MS) or VHDL-A(MS) circuit to be read as a digital signal by the simulation tool.

The A\_to\_D subparameter is followed by six arguments:

d\_port port1 port2 vlow vhigh corner\_name

The d\_port entry lists port names to be used for digital signals going. As with D\_to\_A, the port1 entry would contain a user-defined analog signal. Port2 would list another port name to be used as a reference. The voltage measurements are taken from the port1 entry with respect to the port2 entry. These ports must also be named by the Ports subparameter.

The vlow and vhigh entries list the low and high analog threshold voltage values. The reported digital state on D\_receive will be '0' if the measured voltage is lower than the vlow value, '1' if above the vhigh value, and 'X' otherwise.

The corner\_name entry holds the name of the external model corner being referenced, as listed under the Corner subparameter.

Any number of A\_to\_D subparameter lines is allowed, so long as each line contains at least one column entry which is distinct from the column entries of all other lines. In practice, this means that A\_to\_D subparameter lines describing different corners will have identical port names. Other kinds of variations described through A\_to\_D subparameter lines should use unique port names. For example, a user may wish to create additional A\_to\_D converters for individual analog signals to monitor common mode behaviors on differential buffers.

At least one A\_to\_D line must be supplied corresponding to the "Typ" corner model. Other A\_to\_D lines for other corners may be omitted. In this case, the typical corner D\_to\_A entries will apply to all model corners.

at the die pads or the pins. In such cases, the electrical input model data comprises a "load" which affects the waveform seen. However, for [External Circuit]s, the user may choose whether to measure the analog input response in the usual fashion or internal to the circuit (this does not preclude tools from reporting digital D receive and/or analog responses in addition to normal A\_signal response). If native IBIS measurements are desired, the A\_signal port would be named in the A\_to\_D line under port1. The A\_to\_D converter then effectively acts "in parallel" with the load of the circuit. If internal measurements are desired (e.g., if the user wishes to view the signal after processing by the receiver), the user-defined analog signal port would be named in the A\_to\_D line under port1. The A\_to\_D converter is effectively "in series" with the receiver model. The vhigh and vlow parameters should be adjusted appropriate to the measurement point of interest. Note that, while the port assignments and SPICE, Verilog-A(MS) or VHDL-A(MS) model data must be provided by the user, the D\_to\_A and A\_to\_D converters will be provided automatically by the tool. There is no need for the user to develop external SPICE, Verilog-A(MS) or VHDL-A(MS) code specifically for these functions. The [Diff Pin] keyword is NOT required for true differential [External Circuit] descriptions. Pseudo-differential buffers are not supported under [External Circuit]. Use the existing [Model] and [External Model] keywords to describe these structures. Note that the EDA tool is responsible for determining the specific measurement points for reporting timing and signal quality for [External Circuit]s. In all other respects, [External Circuit] behaves exactly as [External Model]. \_\_\_\_\_ Model B as an [External Circuit] \_\_\_\_\_ Example [External Circuit] using SPICE: \_\_\_\_\_ [External Circuit] BUFF-SPICE Language SPICE Corner corner\_name file\_name circuit\_name (.subckt name) Corner Typ buffer\_typ.spi bufferb\_io\_typ Corner buffer\_min.spi bufferb\_io\_min Min Corner Max buffer max.spi bufferb io max | Parameters - Not supported in SPICE

IMPORTANT: measurements for receivers in IBIS may be conducted

| Ports List of port names (in same order as in SPICE) Ports A\_signal int\_in int\_en int\_out A\_control Ports A\_puref A\_pdref A\_pcref A\_gcref | D\_to\_A d\_port port1 port2 vlow vhigh trise tfall corner\_name D to A D drive int in my gcref 0.0 3.3 0.5n 0.3n Typ D\_to\_A D\_drive int\_in my\_gcref 0.0 3.0 0.6n 0.3n Min D\_to\_A D\_drive int\_in my\_gcref 0.0 3.6 0.4n 0.3n Max D\_to\_A D\_enable int\_en my\_gnd 0.0 3.3 0.5n 0.3n Typ D\_to\_A D\_enable int\_en my\_gnd 0.0 3.0 0.6n 0.3n Min D\_to\_A D\_enable int\_en my\_gnd 0.0 3.6 0.4n 0.3n Max A\_to\_D d\_port port1 port2 vlow vhigh corner\_name A\_to\_D D\_receive int\_out my\_gcref 0.8 2.0 Тур A\_to\_D D\_receive int\_out my\_gcref 0.8 2.0 Min D\_receive int\_out my\_gcref 0.8 2.0 A\_to\_D Max Note, the A\_signal port might also be used and int\_out not defined in a modified .subckt. [End External Circuit] \_\_\_\_\_ Example [External Circuit] using VHDL-AMS: \_\_\_\_\_ [External Circuit] BUFF-VHDL Language VHDL-AMS Corner corner\_name file\_name circuit\_name entity(architecture) buffer\_typ.vhd bufferb(buffer\_io\_typ) Corner Typ Corner buffer\_min.vhd bufferb(buffer\_io\_min) Min buffer\_max.vhd bufferb(buffer\_io\_max) Corner Max | Parameters List of parameters Parameters delay rate Parameters preemphasis | Ports List of port names (in same order as in VHDL-AMS) Ports A\_signal A\_puref A\_pdref A\_pcref A\_gcref A\_control Ports D\_drive D\_enable D\_receive [End External Circuit] \_\_\_\_\_ Example [External Circuit] using Verilog-AMS: \_\_\_\_\_ [External Circuit] BUFF-VERILOG Language Verilog-AMS Corner corner\_name file\_name circuit\_name (module) Corner Typ buffer typ.v bufferb io typ Corner Min buffer min.v bufferb io min Corner Max buffer\_max.v bufferb\_io\_max 

```
| Parameters List of parameters
Parameters delay rate
Parameters preemphasis
| Ports List of port names (in same order as in Verilog-AMS)
Ports A signal A puref A pdref A pcref A gcref A control
Ports D drive D enable D receive
[End External Circuit]
 Interconnect Structure as an [External Circuit]
 _____
Example [External Circuit] using SPICE:
 _____
[External Circuit] BUS_SPI
Language SPICE
Corner corner_name file_name circuit_name (.subckt name)
             bus_typ.spi Bus_typ
Corner
       Тур
                 bus_min.spi Bus_min
Corner
        Min
                 bus_max.spi Bus_max
Corner
        Max
| Parameters - Not supported in SPICE
Ports are in same order as defined in SPICE
Ports vcc qnd iol io2
Ports int_ioa vccal vcca2 vssal vssa2
Ports int_iob vccb1 vccb2 vssb1 vssb2
 No A_to_D or D_to_A required, as no digital ports are used
[End External Circuit]
  _____
 Example [External Circuit] using VHDL-AMS:
 _____
[External Circuit] BUS_VHD
Language VHDL-AMS
Corner corner_name file_name circuit_name entity(architecture)
Corner Typ bus.vhd Bus(Bus_typ)
        Min
Corner
                 bus.vhd
                           Bus(Bus_min)
Corner Max
                 bus.vhd
                           Bus(Bus_max)
| Parameters List of parameters
Parameters r1 11
Parameters r2 12 temp
| Ports are in the same order as defined in VHDL-AMS
Ports vcc qnd iol io2
Ports int ioa vccal vcca2 vssal vssa2
Ports int iob vccb1 vccb2 vssb1 vssb2
```

\_\_\_\_\_ Example [External Circuit] using Verilog-AMS: \_\_\_\_\_ [External Circuit] BUS V Language Verilog-AMS Corner corner\_name file\_name circuit\_name (module) Corner Typ bus.v Bus\_typ Corner Min bus.v bus.v Bus min Corner Max Bus\_max | Parameters List of parameters Parameters r1 11 Parameters r2 12 temp | Ports are in the same order as defined in Verilog-AMS Ports vcc gnd iol io2 Ports int\_ioa vccal vcca2 vssal vssa2 Ports int\_iob vccb1 vccb2 vssb1 vssb2 [End External Circuit] The scope of the following keywords is limited to the [Component] keyword. They apply to the specific set of pin numbers and internal nodes only within that [Component]. \_\_\_\_\_ Keywords: [Node Declarations], [End Node Declarations] Required: Yes, if any internal nodes exist on the die as listed in [Circuit Call], and/or if any die pads need to be explicitly defined. Description: Provides a list of internal die nodes and/or die pads for a [Component] to make unambiguous interconnection descriptions possible. Usage Rules: All die node and die pad names that appear under any [Circuit Call] keyword within the same [Component] must be listed under the [Node Declarations] keyword. If used, the [Node Declarations] keyword must appear before any [Circuit Call] keyword(s) under the [Component] keyword. Only one [Node Declarations] keyword is permitted for each [Component] keyword. Since the [Node Declarations] keyword is part of the [Component] keyword, all internal node or pad references apply only to that [Component] (i.e., they are local). The internal die node and/or die pad names within [Node Declarations] must be unique and therefore different from the pin names used in the [Pin] keyword. Each node and/or pad name must be separated by at least one white space. The list may span several lines and is terminated by the [End Node Declarations] keyword.

The names of die nodes and die pads can be composed of any combination of the legal characters outlined in Section 3. |------[Node Declarations] Must appear before any [Circuit Call] keyword Die nodes: abcde List of die nodes f q h ndl Die pads: pad\_2a pad\_2b pad\_4 pad\_11 | List of die pads [End Node Declarations] \_\_\_\_\_\_ Keywords: [Circuit Call], [End Circuit Call] Required: Yes, if any [External Circuit]s are present in a [Component]. Description: This keyword is used to instantiate [External Circuit]s and to connect their ports to the die nodes or die pads. Sub-Params: Signal\_pin, Diff\_signal\_pins, Series\_pins, Port\_map Usage Rules: The [Circuit Call] keyword must be followed by the name of an [External Circuit] that exists in the same [Component]. When a [Circuit Call] keyword defines any connections that involve one or more die pads (and consequently pins), the corresponding pins on the [Pin] list must use the reserved word "CIRCUITCALL" in the third column instead of a model name. Each [External Circuit] must have at least one corresponding [Circuit Call] keyword. Multiple [Circuit Call] keywords may appear under a [Component] using the same [External Circuit] name, if multiple instantiations of an [External Circuit] are needed. Signal pin, Diff signal pins, or Series pins: The purpose of these subparameters is to identify which [External Circuit] needs to be stimulated in order to obtain a signal on a certain pin. These subparameters must be used only when the [External Circuit] that is referenced by the [Circuit Call] keyword has an effect on a pin. Only one of the three subparameters is permitted in a given [Circuit Call] keyword. The subparameters are followed by one or two pin names which are defined by the [Pin] keyword. Signal\_pin is used when the referenced [External Circuit] has a single analog signal port (I/O) connection to one pin. The subparameter is followed by a pin name that must match one of the pin names under the [Pin] keyword. Diff signal pins is used when the referenced [External Circuit] describes a true differential model which has two analog signal port (I/O) connections, each to a separate pin. The subparameter is followed by two pin names, each of which must match one of the pin names under the [Pin] keyword. The

first and second pin names correspond to the non-inverting and inverting signals of the differential model, respectively. The two pin names must not be identical.

Series\_pins is used when the referenced [External Circuit] describes a Series or Series\_switch model which has two analog signal port (I/O) connections to two pins. The subparameter is followed by two pin names, each of which must match one of the pin names under the [Pin] keyword. The first and second pin names correspond to the positive and negative ports of the Series or Series\_switch model, respectively. However, the polarity order matters only when the model is polarity sensitive (as with the [Series Current] keyword). The two pin names must not be identical.

## Port\_map:

The Port\_map subparameter is used to connect the ports of an [External Circuit] to die nodes or die pads.

Every occurrence of the Port\_map subparameter must begin on a new line and must be followed by two arguments, the first being a port name, and the second being a die node, die pad, or a pin name.

The first argument of Port\_map must contain a port name that matches one of the port names in the corresponding [External Circuit] definition. No port name may be listed more than once within a [Circuit Call] statement. Only those port names need to be listed with the Port\_map subparameter which are connected to a die node or a die pad. This includes reserved and/or user-defined port names.

The second argument of the Port\_map subparameter contains the name of a die node, die pad, or a pin. The names of die nodes, die pads, and pins may appear multiple times as Port\_map subparameter arguments within the same [Circuit Call] statement to signify a common connection between multiple ports, such as common voltage supply.


Please note that a pin name in the second argument does not mean that the connection is made directly to the pin. Since native IBIS does not have a mechanism to declare die pads explicitly, connections to die pads are made through their corresponding pin names (listed under the [Pin] keyword). This convention must only be used with native IBIS package models where a one-to-one path between the die pads and pins is assumed. When a package model other than native IBIS is used with a [Component], the second argument of Port\_map must have a die pad or die node name. These names are matched to the corresponding port name of the non-native package model by name (not by position). In this case, the package model may have an arbitrary circuit topology between the die pads and the pins. A one-to-one mapping is not required.

# Examples:

# -----

NOTE REGARDING THIS EXAMPLE: The pad\_\* to pin connections in Figure 12 and in the example lines with the comment, "explicit pad connection", are shown for reference. The connection syntax has not yet been defined. Therefore, the connections for pad\_\* to pin are not supported in this specification.

For the examples below please refer to the following diagram and the example provided for the [Node Declarations] keyword.



Notes: 1) The ports of the [External Model] E are automatically connected by the tool, taking the [Pin Mapping] keyword into consideration, if exists. 2) The package model shown in this drawing assumes the capabilities of a non-native IBIS package model are available to the model author. [Circuit Call] A | Instantiates [External Circuit] named "A" Signal\_pin 1 mapping port pad/node Port\_map A\_mypcr а | Port to internal node connection b Port\_map | Port to internal node connection A\_mypur Port to internal node connection Port\_map A\_mysig С d Port to internal node connection Port\_map A\_mypdr Port\_map е | Port to internal node connection A\_mygcr [End Circuit Call] [Circuit Call] B Instantiates [External Circuit] named "B" Signal pin 2 mapping port pad/node Port\_map A\_mypur f | Port to internal node connection Port to internal node connection Port\_map A\_mysig g | Port to internal node connection Port\_map A\_mypdr h pad\_2b | Port to explicit pad connection Port\_map A\_mycnt [End Circuit Call] [Circuit Call] C | Instantiates [External Circuit] named "C" Signal\_pin 3 mapping port pad/node 10 | Port to implicit pad connection Port\_map A\_mypcr | Port to implicit pad connection Port map A mypur 10 Port\_map A\_mysig 3 | Port to implicit pad connection | Port to explicit pad connection Port\_map A\_mypdr pad\_11 | Port to explicit pad connection Port\_map A\_mygcr pad\_11 | Port to internal node connection Port\_map D\_mydrv nd1 [End Circuit Call]

[Circuit Call] D | Instantiates [External Circuit] named "D" Signal\_pin 4a mapping port pad/node | Port to implicit pad connection Port map A my pcref 10 A\_my\_signal pad\_4 Port map | Port to explicit pad connection A\_my\_gcref pad\_11 Port to explicit pad connection Port map Port\_map D\_receive nd1 Port to internal node connection [End Circuit Call] [Circuit Call] Die\_Interconnect | Instantiates [External Circuit] named "Die\_Interconnect" mapping port pad/node VCC 10 | Port to implicit pad connection Port\_map | Port to explicit pad connection qnd pad\_11 Port\_map | Port to implicit pad connection iol 1 Port\_map pad\_2a | Port to explicit pad connection a | Port to internal node connection Port\_map o2 Port\_mapvccalPort\_mapvcca2Port\_mapint\_ioacvssa1d Port to internal node connection Port to internal node connection Port to internal node connection e Port to internal node connection
Port to internal node connection Port\_map vssa2 Port\_map vccbl f Port\_mapvccbiiPort\_mapvssbih | Port to internal node connection Port to internal node connection [End Circuit Call]  

# Section 7

### PACKAGE MODELING

The [Package Model] keyword is optional. If more than the default RLC package model is desired, use the [Define Package Model] keyword. Use the [Package Model] keyword within a [Component] to indicate the package model for that component. The specification permits .ibs files to contain

model for that component. The specification permits .ibs files to contain the following additional list of package model keywords. Note that the actual package models can be in a separate <package\_file\_name>.pkg file or can exist in the IBIS files between the [Define Package Model] ... [End Package Model] keywords for each package model that is defined. For reference, these keywords are listed below. Full descriptions follow. EDA tools that do not support these keywords will ignore all entries between the [Define Package Model] and [End Package Model] keywords.

Required if the [Package Model] keyword is used
(note 1)
(note 1)
(note 1)
(note 2)
(note 1)
(note 1)
(note 2)
Optional when [Model Data] is used
(note 3)
(note 3)
Required (for Banded_matrix matrices only)
(note 3)
(note 2)
(note 1)

(note 1) Required when the [Define Package Model] keyword is used (note 2) Either the [Number Of Sections] or the [Model Data]/[End Model Data] keywords are required. Note that [Number of Sections] and the [Model Data]/[End Model Data] keywords are mutually exclusive. (note 3) Required when the [Define Package Model] keyword is used

and the [Number Of Sections] keyword is not used.

When package model definitions occur within a .ibs file, their scope is "local" -- they are known only within that .ibs file and no other. In addition, within that .ibs file, they override any globally defined package models that have the same name.

USAGE RULES FOR THE .PKG FILE:

Package models are stored in a file whose name looks like:

<filename>.pkg.

The <filename> provided must adhere to the rules given in Section 3, GENERAL SYNTAX RULES AND GUIDELINES. Use the ".pkg" extension to identify files containing package models. The .pkg file must contain all of the required elements of a normal .ibs file, including [IBIS Ver], [File Name], [File Rev], and the [End] keywords. Optional elements include the [Date], [Source], [Notes], [Disclaimer], [Copyright], and [Comment Char] keywords. All of the elements follow the same rules as those for a normal .ibs file. Note that the [Component] and [Model] keywords are not allowed in the .pkg file. The .pkg file is for package models only. \_\_\_\_\_ Keyword: [Define Package Model] Required: Yes Description: Marks the beginning of a package model description. Usage Rules: If the .pkg file contains data for more than one package, each section must begin with a new [Define Package Model] keyword. The length of the package model name must not exceed 40 characters in length. Blank characters are allowed. For every package model name defined under the [Package Model] keyword, there must be a matching [Define Package Model] keyword. \_\_\_\_\_ [Define Package Model] QS-SMT-cer-8-pin-pkgs \_\_\_\_\_ Keyword: [Manufacturer] Required: Yes Description: Declares the manufacturer of the component(s) that use this package model. Usage Rules: The length of the manufacturer's name must not exceed 40 characters (blank characters are allowed, e.g., Texas Instruments). In addition, each manufacturer must use a consistent name in all .ibs and .pkg files. \_\_\_\_\_ [Manufacturer] Quality Semiconductors Ltd. Keyword: [OEM] Required: Yes Description: Declares the manufacturer of the package. Usage Rules: The length of the manufacturer's name must not exceed 40 characters (blank characters are allowed). In addition, each manufacturer must use a consistent name in all .ibs and .pkg files. Other Notes: This keyword is useful if the semiconductor vendor sells a single IC in packages from different manufacturers. \_\_\_\_\_ [OEM] Acme Packaging Co. 

Keyword: [Description] Required: Yes Description: Provides a concise yet easily human-readable description of what kind of package the [Package Model] is representing. Usage Rules: The description must be less than 60 characters in length, must fit on a single line, and may contain spaces. \_\_\_\_\_ [Description] 220-Pin Quad Ceramic Flat Pack \_\_\_\_\_ Keyword: [Number Of Sections] Required: No Description: Defines the maximum number of sections that make up a 'package stub'. A package stub is defined as the connection between the die pad and the corresponding package pin; it can include (but is not limited to) the bondwire, the connection between the bondwire and pin, and the pin itself. This keyword must be used if a modeler wishes to describe any package stub as other than a single, lumped L/R/C. The sections of a package stub are assumed to connect to each other in a series fashion. The argument is a positive integer greater than zero. This Usage Rules: keyword, if used, must appear in the specification before the [Pin Numbers] keyword. The maximum number of sections includes sections between the Fork and Endfork subparameters. \_\_\_\_\_ [Number Of Sections] 3 \_\_\_\_\_ Keyword: [Number Of Pins] Required: Yes Description: Tells the parser how many pins to expect. Usage Rules: The field must be a positive decimal integer. The [Number Of Pins] keyword must be positioned before the [Pin Numbers] keyword. \_\_\_\_\_ [Number Of Pins] 128 Keyword: [Pin Numbers] Required: Yes Description: Tells the parser the set of names that are used for the package pins and also defines pin ordering. If the [Number Of Sections] keyword is present it also lists the elements for each section of a pin's die to pin connection. Sub-Params: Len, L, R, C, Fork, Endfork Following the [Pin Numbers] keyword, the names of the pins are Usage Rules: listed. There must be as many names listed as there are pins (as given by the preceding [Number Of Pins] keyword). Pin names can not exceed 5 characters in length. The first pin name given is the "lowest" pin, and the last pin given is the "highest." If the [Number Of Sections] keyword is used then each pin name must be followed by one or more of the legal subparameter combinations listed below. If the [Number Of Sections] keyword is not present then subparameter usage is NOT allowed.

Subparameters:

The Len, L, R, and C subparameters specify the length, inductance, capacitance and resistance of each section of each stub on a package.

The Fork and Endfork subparameters are used to denote branches from the main package stub.

- Len The length of a package stub section. Lengths are given in terms of arbitrary 'units'.
- L The inductance of a package stub section, in terms of henries/unit length. For example, if the total inductance of a section is 3.0nH and the length of the section is 2 'units', the inductance would be listed as L = 1.5nH (i.e. 3.0 / 2).
- C The capacitance of a package stub section, in terms of farads/unit length.
- R The DC (ohmic) resistance of a package stub section, in terms of ohms/unit length.
- Fork This subparameter indicates that the sections following (up to the Endfork subparameter) are part of a branch off of the main package stub. This subparameter has no arguments.
- Endfork This subparameter indicates the end point of a branch. For every Fork subparameter there must be a corresponding Endfork subparameter. As with the Fork subparameter, the Endfork subparameter has no arguments.

Specifying a Len or L/R/C value of zero is allowed. If Len = 0 is specified, then the L/R/C values are the total for that section. If a non-zero length is specified, then the total L/R/C for a section is calculated by multiplying the value of the Len subparameter by the value of the L, R, or C subparameter. However, if a non-zero length section is specified, the L and C for that section should be treated as distributed elements.

Using The Subparameters to Describe Package Stub Sections:

A section description begins with the Len subparameter and ends with the slash (/) character. The value of the Len, L, R, and C subparameters and the subparameter itself are separated by an equals sign (=); white space around the equals sign is optional. The Fork and Endfork subparameters are placed between section descriptions (i.e., between the concluding slash of one section and the 'Len' parameter that starts another). A particular section description can contain no data (i.e., the description is given as 'Len = 0 /').

Legal Subparameter Combinations for Section Descriptions:

A) A single Len = 0 subparameter, followed by a slash. This is used to describe a section with no data.

B) Len, and one or more of the L, R and C subparameters. If the Len subparameter is given as zero, then the L/R/Csubparameters represent lumped elements. If the Len subparameter is non-zero, then the L/R/C subparameters represent distributed elements. Single Fork or Endfork subparameter. Normally, a package C) stub is described as several sections, with the Fork and Endfork subparameters surrounding a group of sections in the middle of the complete package stub description. However, it is legal for the Fork/Endfork subparameters to appear at the end of a section description. The package pin is connected to the last section of a package stub description not surrounded by a Fork/Endfork statements. See the examples below. Package Stub Boundaries: A package stub description starts at the connection to the die and ends at the point at which the package pin interfaces with the board or substrate the IC package is mounted on. Note that in the case of a component with through-hole pins, the package stub description should include only the portion of the pin not physically inserted into the board or socket. However, it is legal for a package stub description to include both the component and socket together if this is how the component is intended to be used. \_\_\_\_\_ A three-section package stub description that includes a bond wire (lumped inductance), a trace (treated as a transmission line with DC resistance), and a pin modeled as a lumped L/C element. [Pin Numbers] Al Len=0 L=1.2n/ Len=1.2 L=2.0n C=0.5p R=0.05/ Len=0 L=2.0n C=1.0p/ Pin A2 below has a section with no data A2 Len=0 L=1.2n/ Len=0/ Len=1.2 L=2.0n C=0.5p R=0.05/ Len=0 L=2.0n C=1.0p/ A section description using the Fork and Endfork subparameters. Note that the indentation of the Fork and Endfork subparameters are for readability are not required. Al Len=0 L=2.3n / bondwire Len=1.2 L=1.0n C=2.5p / first section Fork indicates the starting of a branch Len=1.0 L=2.0n C=1.5p / section ending of the branch Endfork Len=0.5 L=1.0 C=2.5p/ | second section Len=0.0 L=1.5n / | pin 

```
| Here is an example where the Fork/Endfork subparameters are at the end of a
 package stub description.
B13 Len=0 L=2.3n /
                     bondwire
Len=1.2 L=1.0n C=2.5p / | first section
Len=0.5 L=1.0 C=2.5/
                    second section, pin connects here
Fork
                     | indicates the starting of a branch
Len=1.0 L=2.0n C=1.5p / | section
                     | ending of the branch
Endfork
_____
    Keyword: [Model Data]
    Required: Yes
 Description: Indicates the beginning of the formatted package model data,
             that can include the [Resistance Matrix], [Inductance Matrix],
             [Capacitance Matrix], [Bandwidth], and [Row] keywords.
 _____
[Model Data]
Keyword: [End Model Data]
   Required: Yes
 Description: Indicates the end of the formatted model data.
 Other Notes: In between the [Model Data] and [End Model Data] keywords is
             the package model data itself. The data is a set of three
             matrices: the resistance (R), inductance (L), and capacitance
             (C) matrices. Each matrix can be formatted differently (see
             below). Use one of the matrix keywords below to mark the
             beginning of each new matrix.
 _____
End Model Data]
Keywords: [Resistance Matrix], [Inductance Matrix], [Capacitance Matrix]
    Required: [Resistance Matrix] is optional. If it is not present, its
             entries are assumed to be zero. [Inductance Matrix] and
             [Capacitance Matrix] are required.
  Sub-Params: Banded_matrix, Sparse_matrix, or Full_matrix
 Description: The subparameters mark the beginning of a matrix, and specify
             how the matrix data is formatted.
 Usage Rules: For each matrix keyword, use only one of the subparameters.
             After each of these subparameters, insert the matrix data in
             the appropriate format. (These formats are described in
             detail below.)
 Other Notes: The resistance, inductance, and capacitance matrices are also
             referred to as "RLC matrices" within this specification.
             When measuring the entries of the RLC matrices, either with
             laboratory equipment or field-solver software, currents are
             defined as ENTERING the pins of the package from the board
             (General Syntax Rule #11). The corresponding voltage drops
             are to be measured with the current pointing "in" to the "+"
             sign and "out" of the "-" sign.
```

I1 +----+ I2 -----> | | <----board o------| Pkg |------o board + V1 - | | - V2 +

It is important to observe this convention in order to get the correct signs for the mutual inductances and resistances.

[Resistance Matrix] Banded\_matrix [Inductance Matrix] Sparse\_matrix [Capacitance Matrix] Full\_matrix

\_\_\_\_\_

RLC MATRIX NOTES:

For each [Resistance Matrix], [Inductance Matrix], or [Capacitance Matrix] a different format can be used for the data. The choice of formats is provided to satisfy different simulation accuracy and speed requirements. Also, there are many packages in which the resistance matrix can have no coupling terms at all. In this case, the most concise format (Banded\_matrix) can be used.

There are two different ways to extract the coefficients that are reported in the capacitance and inductance matrices. For the purposes of this specification, the coefficients reported in the capacitance matrices shall be the 'electrostatic induction coefficients' or 'Maxwell's capacitances'. The Maxwell capacitance Kij is defined as the charge induced on conductor "j" when conductor "i" is held at 1 volt and all other conductors are held at zero volts. Note that Kij ( when i /= j) will be a negative number and should be entered as such. Likewise, for the inductance matrix the coefficients for Lij are defined as the voltage induced on conductor "j" when conductor "i"'s current is changed by 1 amp/sec and all other conductors have no current change.

One common aspect of all the different formats is that they exploit the symmetry of the matrices they describe. This means that the entries below the main diagonal of the matrix are identical to the corresponding entries above the main diagonal. Therefore, only roughly one-half of the matrix needs to be described. By convention, the main diagonal and the UPPER half of the matrix are provided.

In the following text, we use the notation [I, J] to refer to the entry in row I and column J of the matrix. Note that I and J are allowed to be alphanumeric strings as well as integers. An ordering of these strings is defined in the [Pin Numbers] section. In the following text, "Row 1" means the row corresponding to the first pin.

Also note that the numeric entries of the RLC matrices are standard IBIS floating point numbers. As such, it is permissible to use multiplier "suffix" notation. Thus, an entry of the C matrix could be given as 1.23e-12 or as 1.23p or 1.23pF.

Full\_matrix: When the Full\_matrix format is used, the couplings between every pair of elements is specified explicitly. Assume that the matrix has N rows and N columns. The Full\_matrix is specified one row at a time, starting with Row 1 and continuing down to Row N. Each new row is identified with the Row keyword. \_\_\_\_\_\_ Keyword: [Row] Required: Yes Description: Indicates the beginning of a new row of the matrix. Usage Rules: The argument must be one of the pin names listed under the [Pin Numbers] keyword. [Row] 3 \_\_\_\_\_ Following a [Row] keyword is a block of numbers that represent the entries for that row. Suppose that the current row is number M. Then the first number listed is the diagonal entry, [M,M]. Following this number are the entries of the upper half of the matrix that belong to row M: [M, M+1],  $[M, M+2], \ldots$  up to [M,N].For even a modest-sized package, this data will not all fit on one line. You can break the data up with new-line characters so that the 120 character line length limit is observed. An example: suppose the package has 40 pins and that we are currently working on Row 19. There is 1 diagonal entry, plus 40 - 19 = 21 entries in the upper half of the matrix to be specified, for 22 entries total. The data might be formatted as follows: 19 [Row] 5.67e-9 1.1e-9 0.8e-9 0.6e-9 0.4e-9 0.2e-9 0.1e-9 0.09e-9 6e-10 5e-10 7e-10 4e-10 3e-10 8e-10 2e-10 1e-10 9e-11 8e-11 7e-11 6e-11 5e-11 4e-11 In the above example, the entry 5.67e-9 is on the diagonal of row 19. Observe that Row 1 always has the most entries, and that each successive row has one fewer entry than the last; the last row always has just a single entry. Banded\_matrix: A Banded\_matrix is one whose entries are guaranteed to be zero if they are farther away from the main diagonal than a certain distance, known as the "bandwidth." Let the matrix size be N x M, and let the bandwidth be B. An entry [I,J] of the matrix is zero if: | I - J | > B where |.| denotes the absolute value.

The Banded\_matrix is used to specify the coupling effects up to B pins on either side. Two variations are supported. One allows for the coupling to circle back on itself. This is technically a simple form of a bordered block diagonal matrix. However, its data can be completely specified in terms of a Banded\_matrix for an N x M matrix consisting of N rows and M = N + B columns. The second variation is just in terms of an N x N matrix where no circle back coupling needs to be specified.

The bandwidth for a Banded\_matrix must be specified using the [Bandwidth] keyword:

======================================	
Keyword:	[Bandwidth]
Required:	Yes (for Banded_matrix matrices only)
Description:	Indicates the bandwidth of the matrix.
Usage Rules:	The bandwidth field must be a non-negative integer. This
ĺ	keyword must occur after the [Resistance Matrix], etc.,
ĺ	keywords, and before the matrix data is given.

[Bandwidth] 10

Specify the banded matrix one row at a time, starting with row 1 and working up to higher rows. Mark each row with the [Row] keyword, as above. As before, symmetry is exploited: do not provide entries below the main diagonal.

For the case where coupling can circle back on itself, consider a matrix of N pins organized into N rows 1 ... N and M columns 1 ... N, 1 ... B. The first row only needs to specify the entries [1,1] through [1,1+B] since all other entries are guaranteed to be zero. The second row will need to specify the entries [2,2] through [2,2+B], and so on. For row K the entries [K,K] through [K,K+B] are given when K + B is less than or equal to the size of the matrix N. When K + B exceeds N, the entries in the last columns 1 ... B specify the coupling to the first rows. For row K, the entries [K,K] ... [K,N] [K,1] ... [K,R] are given where R = mod(K + B - 1, N) + 1. All rows will contain B + 1 entries. To avoid redundant entries, the bandwidth is limited to B <= int((N - 1) / 2).

For the case where coupling does not circle back on itself, the process is modified. Only N columns need to be considered. When K + B finally exceeds the size of the matrix N, the number of entries in each row starts to decrease; the last row (row N) has only 1 entry. This construction constrains the bandwidth to B < N.

As in the Full\_matrix, if all the entries for a particular row do not fit into a single 120-character line, the entries can be broken across several lines.

It is possible to use a bandwidth of 0 to specify a diagonal matrix (a matrix with no coupling terms.) This is sometimes useful for resistance matrices.

Sparse\_matrix:

A Sparse\_matrix is expected to consist mostly of zero-valued entries, except for a few nonzeros. Unlike the Banded\_matrix, there is no restriction on where the nonzero entries can occur. This feature is useful in certain situations, such as for Pin Grid Arrays (PGAs).

As usual, symmetry can be exploited to reduce the amount of data by eliminating from the matrix any entries below the main diagonal.

An N x N Sparse\_matrix is specified one row at a time, starting with row 1 and continuing down to row N. Each new row is marked with the [Row] keyword, as in the other matrix formats.

Data for the entries of a row is given in a slightly different format, however. For the entry [I, J] of a row, it is necessary to explicitly list the name of pin J before the value of the entry is given. This specification serves to indicate to the parser where the entry is put into the matrix.

The proper location is not otherwise obvious because of the lack of restrictions on where nonzeros can occur. Each (Index, Value) pair is listed upon a separate line. An example follows. Suppose that row 10 has nonzero entries [10,10], [10,11], [10,15], and [10,25]. The following row data would be provided:

## [Row] 10

Index	Value
10	5.7e-9
11	1.1e-9
15	1.1e-9
25	1.1e-9

Note that each of the column indices listed for any row must be greater than or equal to the row index, because they always come from the upper half of the matrix. When alphanumeric pin names are used, special care must be taken to ensure that the ordering defined in the [Pin Numbers] section is observed.

With this convention, please note that the Nth row of an N  $\times$  N matrix has just a single entry (the diagonal entry).

------

Keyword: [End Package Model]
Required: Yes
Description: Marks the end of a package model description.
Usage Rules: This keyword must come at the end of each complete package
model description.
Optionally, add a comment after the [End Package Model]
keyword to clarify which package model has just ended. For
example,

```
[Define Package Model] My_Model
              ... content of model ...
            [End Package Model] | end of My_Model
_____
[End Package Model]
______
                     Package Model Example
 The following is an example of a package model file following the
 package modeling specifications. For the sake of brevity, an 8-pin package
 has been described. For purposes of illustration, each of the matrices is
 specified using a different format.
 [IBIS Ver]
          4.2
[File Name]
          example.pkg
[File Rev]
          0.1
           June 2, 2006
[Date]
            Quality Semiconductors. Data derived from Helmholtz Inc.'s
[Source]
            field solver using 3-D Autocad model from Acme Packaging.
           Example of couplings in packaging
[Notes]
[Disclaimer] The models given below may not represent any physically
            realizable 8-pin package. They are provided solely for the
            purpose of illustrating the .pkg file format.
_____
[Define Package Model] QS-SMT-cer-8-pin-pkgs
[Manufacturer]
                  Quality Semiconductors Ltd.
[OEM]
                 Acme Package Co.
[Description]
                 8-Pin ceramic SMT package
[Number Of Pins]
                  8
[Pin Numbers]
1
2
3
4
5
б
7
8
[Model Data]
The resistance matrix for this package has no coupling
```

		Matrix]		ed_matrix	
[Bandwi	idth]		0		
[Row]	1				
10.0	_				
[Row]	2				
15.0					
[Row]	3				
15.0	4				
[Row]	4				
10.0	г				
[Row]	5				
10.0 [Row]	б				
15.0	0				
[Row]	7				
15.0	/				
[Row]	8				
10.0	0				
The i	induct	ance matrix	has 1	loads of coupling	
İ					
[Induct	cance	Matrix]	Full_	_matrix	
[Row]	1				
3.04859		4.73185			
1.74022	2e-07	7.35469	e-08	2.73201e-08	1.33807e-08
[Row]	2				
3.04859		4.73185			7.35469e-08
1.74022		7.35469	e-08	2.73201e-08	
[Row]					
3.04859		4.73185		2.73201e-08	7.35469e-08
1.74022		7.35469	e-08		
[Row]		1 22005		0 50001 00	
3.04859		1.33807	e-08	2.73201e-08	7.35469e-08
1.74022					
	5	1.43791	- 07		
4.70049		1.43/91	e-07	5.75805e-08	2.95088e-08
[ROW] 4.70049		1.43791	0.7	5.75805e-08	
		1.43/91	e-07	5.758058-08	
[Row] 4.70049		1.43791	0.07		
	8	1.43/91	E-07		
4.70049	-				
1.7001.					
The c	capaci	tance matrix	has	sparse coupling	
	out a o t			Sparse coupring	
[Capaci	itance	Matrix]	Spars	se_matrix	
[Row]	1				
1	2.48	227e-10			
2	-1.5	6651e-11			
5	-9.5	4158e-11			
6	-7.1	5684e-12			
[Row]	2				
2	2.51	798e-10			
3	-1.5	6552e-11			
5	-6.8	5199e-12			
6	-9.	0486e-11			
7	-6.8	2003e-12			

[Row]	3	
3	2.51798e-10	
4	-1.56651e-11	
6	-6.82003e-12	
7	-9.0486e-11	
8	-6.85199e-12	
[Row]	4	
4	2.48227e-10	
7	-7.15684e-12	
8	-9.54158e-11	
[Row]	5	
5	1.73542e-10	
б	-3.38247e-11	
[Row]	б	
6	1.86833e-10	
7	-3.27226e-11	
[Row]	7	
7	1.86833e-10	
8	-3.38247e-11	
[Row]	8	
8	1.73542e-10	
[End Model Data]		
[End Package Model]		

## Section 8

ELECTRICAL BOARD DESCRIPTION

A "board level component" is the generic term to be used to describe a printed circuit board (PCB) or substrate which can contain components or even other boards, and which can connect to another board through a set of user visible pins. The electrical connectivity of such a board level component is referred to as an "Electrical Board Description". For example, a SIMM module is a board level component that is used to attach several DRAM components on the PCB to another board through edge connector pins. An electrical board description file (a .ebd file) is defined to describe the connections of a board level component between the board pins and its components on the board.

A fundamental assumption regarding the electrical board description is that the inductance and capacitance parameters listed in the file are derived with respect to well-defined reference plane(s) within the board. Also, this current description does not allow one to describe electrical (inductive or capacitive) coupling between paths. It is recommended that if coupling is an issue, then an electrical description be extracted from the physical parameters of the board.

What is, and is not, included in an Electrical Board Description is defined by its boundaries. For the definition of the boundaries, see the Description section under the [Path Description] Keyword.

USAGE RULES:

A .ebd file is intended to be a stand-alone file, not referenced by or or included in any .ibs or .pkg file. Electrical Board Descriptions are stored in a file whose name looks like <filename>.ebd, where <filename> must conform to the naming rules given in the General Syntax Section of this specification. The .ebd extension is mandatory.

## CONTENTS:

A .ebd file is structured similar to a standard IBIS file. It must contain the following keywords, as defined in the IBIS specification: [IBIS Ver], [File Name], [File Rev], and [End]. It may also contain the following optional keywords: [Comment Char], [Date], [Source], [Notes], [Disclaimer], and [Copyright]. The actual board description is contained between the keywords [Begin Board Description] and [End Board Description], and includes the keywords listed below:

[Begin Board Description] [Manufacturer] [Number Of Pins] [Pin List] [Path Description] [Reference Designator Map] [End Board Description] More than one [Begin Board Description]/[End Board Description] keyword pair is allowed in a .ebd file. Keyword: [Begin Board Description] Required: Yes Description: Marks the beginning of an Electrical Board Description. Usage Rules: The keyword is followed by the name of the board level component. If the .ebd file contains more than one [Begin Board Description] keyword, then each name must be unique. The length of the component name must not exceed 40 characters in length, and blank characters are allowed. For every [Begin Board Description] keyword there must be a matching [End Board Description] keyword. \_\_\_\_\_ [Begin Board Description] 16Meg X 8 SIMM Module \_\_\_\_\_ Keyword: [Manufacturer] Required: Yes Description: Declares the manufacturer of the components(s) that use this .ebd file. Usage Rules: Following the keyword is the manufacturer's name. It must not exceed 40 characters, and can include blank characters. Each manufacturer must use a consistent name in all .ebd files. \_\_\_\_\_ [Manufacturer] Quality SIMM Corp. Keyword: [Number Of Pins] Required: Yes Description: Tells the parser the number of pins to expect. Pins are any externally accessible electrical connection to the component. Usage Rules: The field must be a positive decimal integer. Note: The simulator must not limit the Number Of Pins to any value less than 1,000. The [Number Of Pins] keyword must be positioned before the [Pin List] keyword. \_\_\_\_\_ [Number Of Pins] 128 

======================================			
Keyword:	[Pin List]		
Required:	Yes		
<pre>Description: Tells the parser the pin names of the user accessib It also informs the parser which pins are connected and ground.</pre>			
Sub-Params:	-		
Usage Rules:	5 =		
   A SIMM Board 	Example:		
Al GN	nal_name D tal		
A3 da	ta2		
A4 PO	WER5   This pin connects to 5 V		
A5 NC	a no connect pin		
•			
•			
A22 PO	WER3.3   This pin connects to 3.3 V		
Bl ca	sa		
•			
•			
etc.			
Keyword:	[Path Description]		
Required:	Yes		
Description:	This keyword allows the user to describe the connection between the user accessible pins of a board level component and other pins or pins of the ICs mounted on that board. Each pin to node connection is divided into one or more cascaded "sections", where each section is described in terms of its L/R/C per unit length. The Fork and Endfork subparameters allow the path to branch to multiple nodes, or another pin. A path description is required for each pin whose signal name is not "GND", "POWER" or "NC".		
	Board Description and IC Boundaries:		
	In any system, each board level component interfaces with another board level component at some boundary. Every electrical board description must contain the components necessary to represent the behavior of the board level component being described within its boundaries. The boundary definition depends upon the board level component being		

described.

For CARD EDGE CONNECTIONS such as a SIMM or a PC Daughter Card plugged into a SIMM Socket or Edge Connector, the boundary should be at the end of the board card edge pads as they emerge from the connector.

For any THROUGH-HOLE MOUNTED COMPONENT, the boundary will be at the surface of the board on which the component is mounted.

SURFACE MOUNTED COMPONENT models end at the outboard end of their recommended surface mount pads.

If the board level component contains an UNMATED CONNECTOR, the unmated connector will be described in a separate file, with its boundaries being as described above for the through-hole or surface mounted component.

Sub-Params: Len, L, R, C, Fork, Endfork, Pin, Node

Usage Rules: Each individual connection path (user pin to node(s)) description begins with the [Path Description] keyword and a path name, followed by the subparameters used to describe the path topology and the electrical characteristics of each section of the path. The path name must not exceed 40 characters, blanks are not allowed, and each occurrence of the [Path Description] keyword must be followed by a unique path name. Every signal pin (pins other than POWER, GND or NC) must appear in one and only one path description per [Begin Board Description]/[End Board Description] pair. Pin names do not have to appear in the same order as listed in the [Pin List] table. The individual subparameters are broken up into those that describe the electrical properties of a section, and those that describe the topology of a path.

Section Description Subparameters:

The Len, L, R, and C subparameters specify the length, the series inductance, resistance, and the capacitance to ground of each section in a path description.

- Len The physical length of a section. Lengths are given in terms of arbitrary 'units'. Any non-zero length requires that the parameters that follow must be interpreted as distributed elements by the simulator.
  L The series inductance of a section, in terms of
  - henries/unit length. For example, if the total inductance of a section is 3.0 nH and the length of the section is 2 'units', the inductance would be listed as L = 1.5nH (i.e. 3.0 / 2).
- C The capacitance to ground of a section, in terms of farads/unit length.
- R The series DC (ohmic) resistance of a section, in terms of ohms/unit length.

Topology Description Subparameters:

The Fork and Endfork subparameters denote branches from the main pin-to-node or pin-to-pin connection path. The Node subparameter is used to reference the pin of a component or board as defined in a .ibs or .ebd file. The Pin subparameter is used to indicate the point at which a path connects to a user visible pin.

- Fork This subparameter indicates that the sections following (up to the Endfork subparameter) are part of a branch off of the main connection path. This subparameter has no arguments.
- Endfork This subparameter indicates the end point of a branch. For every Fork subparameter there must be a corresponding Endfork subparameter. As with the Fork subparameter, the Endfork subparameter has no arguments. The Fork and Endfork parameters must appear on separate lines.
- Node reference\_designator.pin This subparameter is used when the connection path connects to a pin of another, externally defined component. The arguments of the Node subparameter indicate the pin and reference designator of the external component. The pin and reference designator portions of the argument are separated by a period ("."). The reference designator is mapped to an external component description (another .ebd file or .ibs file) by the [Reference Designator Map] Keyword. Note that a Node MUST reference a model of a passive or active component. A Node is not an arbitrary connection point between two elements or paths.
- Pin This subparameter is used to mark the point at which a path description connects to a user accessible pin. Every path description must contain at least one occurrence of the Pin subparameter. It may also contain the reserved word NC. The value of the Pin subparameter must be one of the pin names listed in the [Pin List] section.


Note: The reserved word NC can also be used in path descriptions in a similar manner as the subparameters in order to terminate paths. This usage is optional.


Using The Subparameters to Describe Paths:

A section description begins with the Len subparameter and ends with the slash (/) character. The value of the Len, L, R, and C subparameters and the subparameter itself are separated by an equals sign (=); white space around the equals sign is optional. The Fork, Endfork, Node and Pin subparameters are placed between section descriptions (i.e., between the concluding slash of one section and the 'Len' parameters that starts another). The arguments of the Pin and Node subparameter are separated by white space.

Specifying a Len or L/R/C value of zero is allowed. If Len = 0 is specified, then the L/R/C values are the total for that section. If a non-zero length is specified, then the

total L/R/C for a section is calculated by multiplying the value of the Len subparameter by the value of the L, R, or C subparameter. However, as noted below, if a non-zero length is specified, that section MUST be interpreted as distributed elements. Legal Subparameter Combinations for Section Descriptions: A) Len, and one or more of the L, R and C subparameters. Τf the Len subparameter is given as zero, then the L/R/Csubparameters represent lumped elements. If the Len subparameter is non-zero, then the L/R/C subparameters represent distributed elements and both L and C must be specified, R is optional. The segment Len ..../ must not be split; the whole segment must be on one line. B) The first subparameter following the [Path Description] keyword must be 'Pin', followed by one or more section descriptions. The path description can terminate in a Node, another pin or the reserved word, NC. However, NC may be optionally omitted. Dealing With Series Elements: A discrete series R or L component can be included in a path description by defining a section with Len=0 and the proper R or L value. A discrete series component can also be included in a path description by writing two back to back node statements that reference the same component (see the example below). Note that both ends of a discrete, two terminal component MUST be contained in a single [Path Description]. Connecting two separate [Path Description]s with a series component is not allowed. \_\_\_\_\_ An Example Path For a SIMM Module: [Path Description] CAS\_2 Pin J25 Len = 0.5 L=8.35n C=3.34p R=0.01 / Node u21.15 Len = 0.5 L=8.35n C=3.34p R=0.01 / Node u22.15 Len = 0.5 L=8.35n C=3.34p R=0.01 / Node u23.15 





\_\_\_\_\_ Keyword: [End Board Description] Required: Yes Description: Marks the end of an Electrical Interconnect Description. Usage Rules: This keyword must come at the end of each complete electrical interconnect model description. Optionally, a comment may be added after the [End Electrical Description] keyword to clarify which board model has ended. \_\_\_\_\_ [End Board Description] | End: 16Meg X 8 SIMM Module \_\_\_\_\_ Keyword: [End] Required: Yes Description: Defines the end of the .ibs, .pkg, or .ebd file. \_\_\_\_\_ [End]  

# Section 9

NOTES ON DATA DERIVATION METHOD

This section explains how data values are derived. It describes certain assumed parameter and table extraction conditions if they are not explicitly specified. It also describes the allocation of data into the "typ", "min", and "max" columns under variations of voltage, temperature, and process.

The required "typ" column for all data represents typical operating conditions. For most [Model] keyword data, the "min" column describes slow, weak performance, and the "max" column describes the fast, strong performance. It is permissible to use slow, weak components or models to derive the data for the "min" column, and to use fast, strong components or models to derive the data in the "max" columns under the corresponding voltage and temperature derating conditions for these columns. It is also permissible to use typical components or models derated by voltage and temperature and optionally apply proprietary "X%" and "Y%" factors described later for further derating. This methodology has the nice feature that the data can be derived either from semiconductor vendor proprietary models, or typical component measurement over temperature/voltage.

The voltage and temperature keywords and optionally the process models control the conditions that define the "typ", "min", and "max" column entries for all I-V table keywords [Pulldown], [Pullup], [GND Clamp], and [POWER Clamp]; all [Ramp] subparameters dV/dt\_r and dV/dt\_f; and all waveform table keywords and subparameters [Rising Waveform], [Falling Waveform], V\_fixture, V\_fixture\_min, and V\_fixture\_max.

The voltage keywords that control the voltage conditions are [Voltage Range], [Pulldown Reference], [Pullup Reference], [GND Clamp Reference], and [POWER Clamp Reference]. The entries in the "min" columns contain the smallest magnitude voltages, and the entries in the "max" columns contain the largest magnitude voltages.

The optional [Temperature Range] keyword will contain the temperature which causes or amplifies the slow, weak conditions in the "min" column and the temperature which causes or amplifies the fast, strong conditions in the "max" column. Therefore, the "min" column for [Temperature Range] will contain the lowest value for bipolar models (TTL and ECL) and the highest value for CMOS models. Default values described later are assumed if temperature is not specified.

The "min" and "max" columns for all remaining keywords and subparameters will contain the smallest and largest magnitude values. This applies to the [Model] subparameter C\_comp as well even if the correlation to the voltage, temperature, and process variations are known because information about such correlation is not available in all cases.

 $C\_comp$  is considered an independent variable. This is because  $C\_comp$  includes bonding pad capacitance, which does not necessarily track

fabrication process variations. The conservative approach to using IBIS data will associate large C\_comp values with slow, weak models, and the small C\_comp values with fast, strong models.

The default temperatures under which all I-V tables are extracted are provided below. The same defaults also are stated for the [Ramp] subparameters, but they also apply for the waveform keywords.

The stated voltage ranges for I-V tables cover the most common, single supply cases. When multiple supplies are specified, the voltages shall extend similarly to values that handle practical extremes in reflected wave simulations.

For the [Ramp] subparameters, the default test load and voltages are provided. However, the test load can be entered directly by the R\_load subparameter. The allowable test loads and voltages for the waveform keywords are stated by required and optional subparameters; no defaults are needed. Even with waveform keywords, the [Ramp] keyword continues to be required so that the IBIS model remains functional in situations which do not support waveform processing.

The following discussion lists test details and default conditions.

1) I-V Tables:

I-V tables for CMOS models: typ = typical voltage, typical temp deg C, typical process min = minimum voltage, max temp deg C, typical process, minus "X%" max = maximum voltage, min temp deg C, typical process, plus "X%"

I-V tables for bipolar models: typ = typical voltage, typical temp deg C, typical process min = minimum voltage, min temp deg C, typical process, minus "X%" max = maximum voltage, max temp deg C, typical process, plus "X%"

Nominal, min, and max temperature are specified by the semiconductor vendor. The default range is 50 deg C nom, 0 deg C min, and 100 deg C max temperatures.

X% should be statistically determined by the semiconductor vendor based on numerous fab lots, test chips, process controls, etc.. The value of X need not be published in the IBIS file, and may decrease over time as data on the I/O buffers and silicon process increases.

Temperatures are junction temperatures.

2) Voltage Ranges: Points for each table must span the voltages listed below:

Table	Low Voltage	High Voltage
[Pulldown]	GND - POWER	POWER + POWER
[Pullup]	GND - POWER	POWER + POWER
[GND Clamp]	GND - POWER	GND + POWER
[POWER Clamp]	POWER	POWER + POWER
[Series Current]	GND - POWER	GND + POWER
[Series MOSFET]	GND	GND + POWER

As described in the [Pulldown Reference] keyword section, the I-V tables of the [Pullup] and the [POWER Clamp] structures are 'Vcc relative', using the equation: Vtable = Vcc - Voutput.

For example, a model with a 5 V power supply voltage should be characterized between (0 - 5) = -5 V and (5 + 5) = 10 V; and a model with a 3.3 V power supply should be characterized between (0 - 3.3) = -3.3 V and (3.3 + 3.3) = 6.6 V for the [Pulldown] table.

When tabulating output data for ECL type models, the voltage points must span the range of Vcc to Vcc - 2.2 V. This range applies to both the [Pullup] and [Pulldown] tables. Note that this range applies ONLY when characterizing an ECL output.

These voltage ranges must be spanned by the IBIS data. Data derived from lab measurements may not be able to span these ranges as such and so may need to be extrapolated to cover the full range. This data must not be left for the simulator to provide.

3) Ramp Rates:

The following steps assume that the default load resistance of 50 ohms is used. There may be models that will not drive a load of only 50 ohms into any useful level of dynamics. In these cases, use the semiconductor vendor's suggested (nonreactive) load and add the load subparameter to the [Ramp] specification.

The ramp rate does not include packaging but does include the effects of the C\_comp parameter; it is the intrinsic output stage rise and fall time only.

The ramp rates (listed in AC characteristics below) should be derived as follows:

- a. If starting with the silicon model, remove all packaging. If starting with a packaged model, perform the measurements as outlined below.
   Then use whatever techniques are appropriate to derive the actual, unloaded rise and fall times.
- b. If: The Model\_type is one of the following: Output, I/O, or 3-state (not open or ECL types);Then: Attach a 50 ohm resistor to GND to derive the rising edge ramp. Attach a 50 ohm resistor to POWER to derive the falling edge ramp.
  - If: The Model\_type is Output\_ECL, I/O\_ECL, 3-state\_ECL; Then: Attach a 50 ohm resistor to the termination voltage (Vterm = VCC - 2 V). Use this load to derive both the rising and falling edges.
  - If: The Model\_type is either an Open\_sink type or Open\_drain type; Then: Attach either a 50 ohm resistor or the semiconductor vendor suggested termination resistance to either POWER or the suggested termination voltage. Use this load to derive both the rising and falling edges.

- If: The Model\_type is an Open\_source type;
  - Then: Attach either a 50 ohm resistor or the semiconductor vendor suggested termination resistance to either GND or the suggested termination voltage. Use this load to derive both the rising and falling edges.
- c. Due to the resistor, output swings will not make a full transition as expected. However the pertinent data can still be collected as follows:
  - 1) Determine the 20% to 80% voltages of the 50 ohm swing.
  - 2) Measure this voltage change as "dV".
  - 3) Measure the amount of time required to make this swing "dt".
- d. Post the value as a ratio "dV/dt". The simulator extrapolates this value to span the required voltage swing range in the final model.
- e. Typ, Min, and Max must all be posted, and are derived at the same extremes as the I-V tables, which are:

Ramp rates for CMOS models: typ = typical voltage, typical temp deg C, typical process min = minimum voltage, max temp deg C, typical process, minus "Y%" max = maximum voltage, min temp deg C, typical process, plus "Y%"

Ramp rates for bipolar models:

typ = typical voltage, typical temp deg C, typical process min = minimum voltage, min temp deg C, typical process, minus "Y%" max = maximum voltage, max temp deg C, typical process, plus "Y%"


where nominal, min, and max temp are specified by the semiconductor vendor. The preferred range is 50 deg C nom, 0 deg C min, and 100 deg C max temperatures.

Note that the derate factor, "Y%", may be different than that used for the I-V table data. This factor is similar to the X% factor described above. As in the case of I-V tables, temperatures are junction temperatures.

- f. During the I-V measurements, the driving waveform should have a rise/fall time fast enough to avoid thermal feedback. The specific choice of sweep time is left to the modeling engineer.
- 4) Transit Time Extractions: The transit time parameter is indirectly derived to be the value that produces the same effect as that extracted by the reference measurement or reference simulation.

The test circuit consists of the following:

- a) A pulse source (10 ohms, 1 ns at full duration ramp) or equivalent and transitioning between Vcc and 0 V,
- b) A 50 ohm, 1 ns long trace or transmission line,
- c) A 500 ohm termination to the ground clamp reference voltage for TTgnd extraction and to the power clamp reference voltage for TTpower extraction (to provide a convenient, minimum loading 450 ohm - 50 ohm divider for high-speed sampling equipment observation of the component denoted as the device under test), and
- d) The device under test (DUT).



Example of TTgnd Extraction Setup

The TTgnd extraction will be done only if a [GND Clamp] table exists. A high to low transition that produces a positive "glitch", perhaps several nanoseconds later indicates a stored charge in the ground clamp circuit. The test circuit is simulated using the complete IBIS model with C\_comp and the Ct model defined under the [TTgnd] and [TTpower] keywords. An effective TTgnd value that produces a "glitch" with the same delay is extracted.

Similarly, the TTpower extraction will be done only if a [POWER Clamp] table exists. A low to high transition that produces a negative "glitch", perhaps several nanoseconds later indicates a stored charge in the power clamp circuit. An effective TTpower value that produces a glitch with the same delay is extracted.

It is preferred to do the extractions with the package parameters removed. However, if the extraction is done from measurements, then the package model should be included in the IBIS based simulation.

# 5) Series MOSFET Table Extractions:

An extraction circuit is set up according to the figure below. The switch is configured into the 'On' state. This assumes that the Vcc voltage will be applied to the gate by internal logic. Designate one pin of the switch as the source node, and the other pin as the drain node. The Table Currents designated as Ids are derived directly as a function of the Vs voltage at the source node as Vs is varied from 0 to Vcc. This voltage is entered as a Vgs value as a consequence of the relationship Vtable = Vgs = Vcc - Vs. Vds is held constant by having a fixed voltage Vds between the drain and source nodes. Note, Vds > 0 V. The current flowing into the drain is tabulated in the table for the corresponding Vs points.

