IBIS Models Standards, Validation and Verification

Dr. Lynne Green Green Streak Programs

lgreen22@mindspring.com http://www.greenstreakprograms.com

1



Acknowledgements





Course Topics

- Introduction
- IBIS model standards
- IBIS model structures and
- Model verification and validation
- Differential models in IBIS
- Modeling packages & interconnects





Why This IBIS Seminar?

- Understand IBIS models & specifications
- Be able to evaluate IBIS model quality
- Be able to communicate with IBIS model makers



Why IBIS?

- Portable modeling standard
- Used by Signal Integrity analysis tools
- 10-100 times faster than SPICE
 - Can do in minutes what would take SPICE a week
 - Both table-based and AMS models run faster



Why IBIS?

IBIS simulates fast – with equally good results! •



Why Simulate?

- Locate crosstalk problems without simulation
- Simulate at both schematic and layout stages
- Can avoid/prevent SI problems during design
- Quickly find and fix an SI problem in a prototype



Why Simulate?

- How will the actual parts behave?
- How good is the simulation?
- HOW GOOD ARE THE MODELS?

Should this clock be fixed?



IBIS Quality = SI Quality = Product Quality

- Without signal integrity checks in the design flow
 - Early failures in the field
 - Intermittent faults (fun to debug)
 - Expensive replacement
 - Reduced customer satisfaction
- With IBIS simulation
 - Prototypes function and are easier to debug
 - Functional units are more reliable
 - Rockwell maintains high product reliability





IBIS Application Significance

- High-speed designs rely on SI simulation
 - Routing rules between components/cards/modules
 - Check routing on the PCB layout
 - First pass working functional prototypes
- The signal you don't check
 - Random RESET at Rockwell Automation
 - Random RESET at Intel
 - Crosstalk to nearby traces driven by fast edges
 - Major field returns are expensive



What do engineers think of as a "Model"?

- Brand name, component name
- SPICE
 - Netlist with Model parameters
 - Model equations
- IBIS
 - IBIS file for component or package
 - One I/O model
- VHDL-AMS or Verilog-AMS
 - Model equations with Model parameters



What is a "behavioral" model?

- Level of abstraction
 - Electrons, fields, bonds (physics/chemistry)
 - Ideal circuit elements (SPICE)
 - Black box circuits (IBIS)
 - Black box systems (VHDL-AMS, Verilog-AMS)
- Model equations based on known behavior
 - SPICE and IBIS are both "behavioral"
- More abstract often viewed as more "behavioral"



What is a "behavioral" model?

- Advantages of abstraction
 - Faster simulation
 - Allows view of overall system
 - View at different levels of abstraction
- The cost of abstraction
 - Harder to extend to new circuits/systems
 - Further away from physical understanding



Modeling Formats

I/O buffer models can have different degrees of complexity with the same accuracy



Modeling Formats

I/O buffer models can have the same complexity with <u>different</u> accuracy



Model Quality

- Issues with SPICE models
 - Parameter fitting to measured data
 - Component equations hard-coded
 - Different parameter meanings between "flavors"
- Issues with IBIS models
 - Often made from SPICE
 - Incorrect data or typos
 - Not checked before release

"Garbage IN, Garbage OUT"



Model Relationship to Simulation

- Berkeley SPICE models
 SPICE and AMS simulators
- IBIS models:
 - Most SI tools
 - Some SPICE tools
 - Some AMS tools
- HSPICE encrypted models
 HSPICE only!



Model Relationship to Simulation

- Given a model (parameters and/or equations)
 - Which simulators support it?
 - Is all model info used correctly?
 - Does this predict hardware performance?
- Given a simulator
 - What models can it use?
 - Which version of a model?
 - Which model parameters?
- Examples
 - IBIS S-parameters, package models



Model Relationship to Simulation

- SPICE models
 - SPICE models are <u>not</u> portable!
 - BSIM3 Level 3: different params for different simulators!
 - BSIM3 models do not correctly predict CMOS capacitance (two parameters for three-parameter behavior)
- IBIS models
 - I-V and V-t tables: fitting and extrapolation
 - S-parameters (RLC conversion, direct use)
 - S-parameters in Touchstone syntax



History of SPICE

- UC Berkeley PhD thesis, late 1960's
 - Models were BS-MS-PhD projects
 - Developed by EE and CS majors
- No formal standards
 - Simulator no longer supported by UC Berkeley
 - BSIM4 used extensive "curve fitting"



Example: Using pair of EXP functions to go from ohmic to strong inversion – neglecting physics of weak inversion



SPICE's Future

- SPICE has limitations
 - Model equations are usually hard coded
 - (MOSFET level=xx)
 - Users only supply coefficients to <u>existing</u> equations
 - Deep sub-micron devices need <u>new</u> equations
- Custom SPICE versions
 - Same problems, faster response
 - Harder to maintain (smaller staff)



SPICE model



I/O = buffer circuit (netlist) **plus** parameters (manufacturing process variables)

Green Streak Programs

Comparing SPICE and IBIS Models

- Example: Clamp Diode
- SPICE
 - IS, N, RS
 - One corner
- IBIS clamp table
 - I versus V
 - At three corners

```
* Instantiation
DA 1 4 MyDiode IS=1.2e-14
* Model
.model MyDiode IS=1e-12 N=1.4 RS=1.5
```

[GND Clamp]				
Voltage I(typ) I(min) I(max)				
-3.3	-2.20	-2.00	-2.40	
-0.7	-27m	-17m	-32m	
-0.5	-12m	-9.2m	-15m	
0.0	0.0	0.0	0.0	
6.6	0.0	0.0	0.0	

IBIS Advantages & Limitations

- Better understanding
 Circuit assumptions
- Advantages
 - EDA tools have a common starting point
 - Published fundamental algorithms
 - Each EDA tool "tweaks" and optimizes
- Limitations
 - Might get different results from different tools
 - Active feedback not included
 - No pre-emphasis (data history)



A Closer Look at IBIS

I / O B uffer I nformation S pecification



- <u>Portable</u> I/O models for Signal Integrity analysis
- <u>Analog</u> behavior of digital I/O buffers
- Plain ASCII text formatted data
- Supplement to data sheet
- Used by SI simulators (ex: HyperLynx, ICX)

IBIS History

- Founding companies
 - Intel, HyperLynx, Mentor Graphics, Cadence, Quad
- Goals were:
 - PCI simulation
 - Protect intellectual property (model ⇔datasheet)
 - Simulate circuits with/without probe loading
 - See signal inside package (at die)
 - See signal outside (pads and vias)
 - See signal at unprobable points (blind/buried vias)



IBIS Evolution

- Key developments
 - 1993: IBIS 1.0
 - 2006: IBIS 4.2
 - 2012: IBIS 5.1
- Going beyond I/O buffers
 - ICM (InterConnect Model spec)
 - Touchstone (S-parameter spec)
- Mixed signal
 - SPICE, VHDL-AMS and Verilog-AMS



Published Specifications for Portability

- IBIS Ver3.2 (ANSI/EIA-656-A), Sept 1999
- IBIS 4.2 (GEIA-EIA-656-B-2006), June 2006
- IBIS 5.1, August 2012
- Touchstone 2.0, April 2009
- ICM 1.1, (GEIA-STD-0001), July 2005
- IBIS-ISS 1.0, October 2011



IBIS 3.2, 4.2 and 5.1

- IBIS 3.2 (still in use)
 - Table-based models
- IBIS 4.2 features
 - Many new subparameters
 - [External Circuit], [External Model]
 - Touchstone, SPICE, VHDL-AMS, Verilog-AMS
- IBIS 5.1 features
 - AMI (coded) models



IBIS 3.2: example.ibs

- [IBIS Ver] 3.2
- Header
 - Required data
 - Optional data
- Component data
 - Required data
 - Optional data
- Model data
 - Required data
 - Optional data

IBIS 4.2 Example

- [IBIS Ver] 4.2
- Header
 - Required data
 - Optional data
- Component data
 - Required data
 - Optional data
- Model data
 - Required data
 - Optional data

IBIS 5.1 Example

- [IBIS Ver] 5.1
- Header
 - Required data
 - Optional data
- Component data
 - Required data
 - Optional data
- Model data
 - Required data
 - Optional data

Coming Soon

- Functionality
 - AMI enhancements (parameters)
 - [External Circuit] and [Model Call] features
 - Touchstone and SPICE for package models
- Documents
 - Updated Quality Checklist
 - Enhanced IBIS Cookbook



IBIS Applications

- Today, IBIS is used extensively for simulation
 - Much faster than SPICE
 - Signal quality (ringing, overshoot, undershoot)
 - Timing (min/max delays)
- Pre-layout analysis
 - Over corner cases
 - Component choices, driver selection
 - Maximum distance between components
 - Routing topology and termination impacts
 - Stack-up definition to guarantee impedance
 - Minimum trace spacing to reduce crosstalk
 - Differential routing

IBIS Applications

- Post-layout verification
 - Verify signal quality against requirements
 - Verify timing against requirements
 - Based on actual placement and routing
 - Over corner cases
- At 10 Gbit/sec
 - Without simulation, 10 board turns (or more)
 - With IBIS, first prototype often functional



Common Way to Create IBIS Models

- Get parameters from datasheet
 - Vcc, Vinh, Vinl
 - Chip Tr/Tf
 - Test load
- Put parameters into prototype IBIS file
- Run s2ibis3 (http://iometh.com/Product/s2ibis3/index.html)
 - Extracts table data for ONE model
- Multiple models or other simulator
 - Custom script to extract table data
- Manual editing for additional features
How Vendors Create IBIS Models

- 1. Simulate I/O buffer behavior in SPICE
 - Typ/Min/Max corners
- 2. Extract IBIS data from SPICE output
 - Typ/Min/Max columns



- 3. Add datasheet parameters (Vinh, Vinl, etc.)
- 4. Check with IBIS parser (almost always)
- 5. Check against IBIS Quality Checklist (sometimes)
- 6. Compare IBIS to SPICE results (almost never)
 - Models often built before silicon is available
- 7. Post on their web site
 - Webmaster can "break" filename

IBIS Quality: Really Good Vendors

- Make IBIS Quality checks
- Make their own (additional) checks
- Simulate in a commercial IBIS tool
- Document details in the IBIS file
 - Which "SPICE" and transistor model library
 - Which quality checks were made
 - Any issues user might encounter
- Post IBIS file on their web site
 - Some post notice & release under NDA



IBIS Quality: The Truth

- Not all vendors make quality IBIS models
 - Experience not transferred
 - Don't run checks with latest IBIS parser
 - Don't use the IBIS Quality Checklist
- Incoming inspection of models is always needed
 - Does model pass parser
 - Do data tables look normal
- There are some very good model makers out there
 - But they might retire or move on



IBIS Model Quality



"A Critique of IBIS Models Available for Download on the Web", SiQual (IBIS Summit, 2002)

Same results from many studies over the years.

Same issues still seen by the IBIS Model Review Committee.

IBIS Library Methodology

- Models require validation
 - Vendor might not validate
 - Only needs to be done once per model
 - Less than 15 minutes for a simple model
- Who does validation
 - Model Librarian (incoming inspection)
 - Hardware Engineers (prototypes)
 - Signal Integrity Engineers (model debugging)



Typical Components With IBIS Models

- Microprocessors, Microcontrollers
- Memory (Asynchronous, Synchronous)
- Logic Devices (Gates, Buffers, Transceivers)
- Programmable Logic Devices
- ASICs
- Connectors, backplanes, daughter cards
 - Multiboard Applications
- Packaged passives
 - Resistors, Capacitors, Inductors
 - Termination cards (SPICE, Touchstone)

Typical Components With IBIS Models

- Assigning models to pins
- FPGA, ASIC, PLD
 - IBIS Component includes all pins
 - Model can be used on more than one pin
 - Power and GND pins included
- Connectors
 - Single-line model (one pin)
 - Touchstone model (some pins)
 - Complete model (all pins)

A1	data1	io33v
В2	data2	io33v
C1	input	in33v
12	output	out33v
98	Vcc	POWER
99	Gnd	GND

- Syntax
 - Keywords, sub-parameters, tables
- Data interpretation
 - I-V tables for pullup and pulldown
 - I-V tables for power and ground clamps
 - V-t tables
- Typ/Min/Max ordering
 - Different from datasheets
 - Package: use Typ, Min value, Max value
 - Models: use Typ, Slow/Weak, Strong/Fast

- Keywords have []
- Keywords have 0 or 1 value
 [Component] AA
 [Package]
- Sub-parameters have 1 to 3 entries

 Numerically typ, min, max
 Model_type Input
 C_comp 4.0pF 2.0pF 8.0pF
- Tables have 3 columns
 - Functional Typ, Min, Max ordering

Allowed characters (IBIS is case sensitive!)

 a b c d e f g h i j k l m n o p q r s t u v w x y z
 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
 0 1 2 3 4 5 6 7 8 9 ^ \$ ~ ! # % & - { }) (@'`

Tabs are discouraged

• Valid scaling factors

T = tera	k = kilo	n = nano
G = giga	m = milli	p = pico
M = mega	u = micro	f = femto



- Expressing numbers: these are all equivalent: 2e-3
 - 2.0000e-3

2m

2.000m

2mA

- Different from SPICE!
 - SPICE uses 2m vs 2meg
 - IBIS uses 2m vs 2M



Components

- [Component]
 - Can have more than one per file
- [Manufacturer]
- [Package]
- [Pin]
 - Every pin on package
 - Optional package parasitics
 - Case-sensitive
 - Match pin case to layout

[Comp	-n-n+	1	VV70	
Compo		_	AI 4 Z	
[Manui	Eactui	cer]	Nobody	
1				
[Packa	age]			
var:	iable	typ	min	max
R pkg		100m	NA	NA
L_pkg		6n	NA	NA
Cpkg		1.5p	NA	NA
[Pin]	signa	al nam	ne mod	el name
1	io1	—	demo1	
2	io2		demo1	
в2	Vcc		POWER	
С3	Gnd		GND	
A10	unus	ed	NC	



Components

- [Package]
 - IBIS package defined as "lumped"
 - Some tools generate "distributed" equivalent
 - Different results from different tools
- High speed use full package model (pkg, icm, ts, iss)
 - [Package] values still required

[Package]			
variable	typ	min	max
R pkg	100m	NA	NA
L_pkg	6n	NA	NA
C_pkg	1.5p	NA	NA



Components

• [Diff Pin] pairs

[Diff Pin]	inv_pin	n vdiff	tdelay	typ	tdelay	min	tdelay	max
1	2	0.150V	-1ns		0ns		-2ns	

• [Series Pin Mapping] pairs

[Series Pin Mapping] pin_2 model_name function_table_group 1 2 CBTSeries 1 [Series Switch Groups] | Function Group States On 1 2 /

• [Model Selector]

[Model Selector]	Progbuffer1
OUT 2	2mA buffer without slew rate control
OUT ⁴ S	4mA buffer with slew rate control



- The minimum IBIS file
 - Header
 - Component (one pin)
 - I/O buffer
 - Input: no tables
 - I/O: pullup & pulldown
 - [End]
- The minimum model lacks critical information
 - But satisfies the syntax requirements



Header	[IBIS Ver]	3.2				
	[File Name]	tiny.	ibs			
	[File Rev]	0.0				
	[Date]	4-1-20	004			
	[Source]	Green	Streak Pr	ograms.		
	[Disclaimer]	This r	model is f	or DEMO	use onl	y, and does
	not represe	nt any	actual par	rt from a	iny manu	ıfacturer.
_	[Copyright]	August	t 2004.			
Component	[Component]	AA				
	[Package]					
	R_pkg	1m	NA	NA		
	L_pkg	1n	NA	NA		
	C_pkg	1f	NA	NA		
	[Pin] signal_	name mo	odel_name	R_pin	L_pin	C_pin
	1 A1 In1					
	[Manufacturer]	Nobody				
Buffer	[Model] In	1				
model	Model_type In	put				
meder	C_comp 4	.0pF	2.0pF	8.0pF		
	[Voltage Range] 3.30	0V 3.00V	3.6V		
	[End]					

Required vs. Needed Data

	Power	GND	Pullup	Pulldown	Vinh,	Vmeas
	Clamp	Clamp			Vınl	
Input	Opt*	Opt*	No	No	Req	No
Output	Opt	Opt	Req	Req	No	Opt!
I/O	Opt*	Opt*	Req	Req	Req	Opt!
3–State	Opt*	Opt*	Req	Req	Opt!	Opt!
Open_Sink	Opt*	Opt*	No	Req	No	Opt!
I/O_Open_ Sink	Opt*	Opt*	No	Req	Req	Opt!
Open_Source	Opt*	Opt*	Req	No	No	Opt!
IO_Open_ Source	Opt*	Opt*	Req	No	Req	Opt!

! Required for software timing checks!

*Needed for simulation of reflections!

Required vs. Needed Data

	Power Clamp	GND Clamp	Pullup	Pulldown	Vinh, Vinl	Vmeas
Input	Opt*	Opt*	No	No	Req	No

What would you say about the quality of this model? (It passes the IBIS parser with no errors.)

Model_type Input C_comp 4.0pF 2.0pF 8.0pF [Voltage Range] 3.30V 3.00V 3.6V

On Datasheet

- DC
 - Maximum voltage on all pins
 - Maximum operating temperature
 - Voh, Vol, Vinh, Vinl
- Transient
 - Trise and Tfall (lumped load)
 - Delay through component (lumped load)
- Plots (sometimes)
 - I vs V and V vs time
- Legal disclaimer

In IBIS Model

- DC
 - Vih, Vil
 - Table of I-V for each corner
- Transient
 - Trise and Tfall (Ramp)
 - Delay through I/O buffer (lumped load)
 - Table of V vs time for each corner
- Legal disclaimer
- Tables can be plotted or simulated
 - Try that with a datasheet!

Voltage References





Temperature and Voltage

- IBIS supports three conditions for buffer models
 - Data is required in all three columns
 - Typical (numeric value required)
 - Min and Max (NA is allowed for value)
- Min represents
 - Slow/weak operation
 - Sometimes called "worst case"
- Max represents
 - Fast/strong operation
 - Sometimes called "best case"



Temperature and Voltage

- For CMOS
 - Minimum conditions are:
 - "slow" process, high temperature, low supply voltage
 - Maximum conditions are:
 - "fast" process, low temperature, high supply voltage
- For bipolar
 - Minimum conditions are:
 - "slow" process, low temperature, low supply voltage
 - Maximum conditions are:

"fast" process, high temperature, high supply voltage



Typ, Min, Max Corners

- TYP
 - Nominal voltage
 - Nominal temperature
- MIN
 - Minimum voltage
 - Cold for bipolar
 - Hot for CMOS
- MAX
 - Maximum voltage
 - Hot for bipolar
 - Cold for CMOS



Diodes conduct more when Hot, so max current might occur at MIN corner

Typ, Min, Max Corners

- Typ = Nominal voltage, temperature, process
- CMOS
 - Min @ min voltage, max temperature, and slow process
 - Max @ max voltage, min temperature, and fast process
- Bipolar
 - Min @ min voltage, min temperature, and slow process
 - Max @ max voltage, max temperature, and fast process

Important note: Temperature is <u>die</u> temperature, usually warmer than ambient. This is important in setting up SPICE simulations.

IBIS Syntax

- Keywords
 - Enclosed in []
 - Use "" or ""
 - Case insensitive
 - Zero or one value
- Sub-parameters
 - Case sensitive!
 - Three values
- Columns ordered as TYP MIN MAX

[Component]	XYZ		
[Manufactur	er] Nobe	ody	
[Package]			
variable	typ	min	max
R_pkg	0.10	0.05	NA
L_pkg	1.80n	1.0n	3n
C_pkg	0.50p	NA	1p
[Pin]			
pin_name	signal_	name mod	el_name
1	trans1	dem	101
B2	GND	GND)
C1	VCC1	POW	ER
D2	NC	NC	

IBIS Syntax

• Names

- Components, pins
- Signals, models
- Length limits
- Layout tool naming
- Comment character
 - Should not change
- Avoid special characters
 - () {} etc.

[Component] XYZ [Manufacturer] Nobody [Package]				
variable	typ	min	max	
R_pkg	0.10	0.05	NA	
L_pkg	1.80n	1.0n	3n	
C_pkg [Pin]	0.50p	NA	1p	
pin_name	signal_1	name mod	lel_name	
1	trans1 [—]	den	101 I	
B2	GND	GNE)	
C1	VCC1	POW	IER	
D2	NC	NC		

IBIS Data Interpretation

- Output transitions under loading conditions
- Multiple V-t tables are allowed
 - Not all tools use all tables
- Often get good accuracy with only one set
 - R_fixture should be "near" actual Z0

http://www.ntu.edu.sg/home/ehntan/glsvlsi.zip http://www.sigrity.com/papers/ectc96/DOectc96ibis.htm



IBIS Tables

- IBIS uses tables to store data
 - Equivalent to datasheet curves
 - I-V table are DC characteristics
 - V-t tables are dynamic/switching characteristics
- One column for each corner
 - TYP is always FIRST
 - Then MIN, then MAX

IBIS Tables

- Table references
 - GND for things that have 0 current when Vout=GND
 - GND clamps, pulldowns
 - Vcc for things that have 0 current when Vout=Vcc
 - power clamps, pullups
 - Time=0
 - V-t tables (rising and falling waveforms)
 - All tables must have the same reference



IBIS Table Interpretation

- I_dn = [GND clamp] + [Power clamp] + [Pulldown]
- I_up = [GND clamp] + [Power clamp] + [Pullup]
- I_rcvr = [GND clamp] + [Power clamp]



IBIS Data Interpretation

- Output transitions (dV/dt)
- V-t tables preferred
- [Ramp] values are used before simulation
- [Driver Schedule] for multiple output stages



Sample I-V table

[GND Clamp]			
Voltage	l(typ)	l(min)	l(max)
-3.3V	-1.3A	-1.3A	-1.8A
-990.0mV	-295.1mA	-125.5mA	-499.3mA
-660.0mV	-166.6mA	-66.8mA	-287.8mA
-330.0mV	-95.6mA	-28.5mA	-163.2mA
0.0V	-995.4pA	-497.7pA	-1.9nA



Sample V-t table

Rising Wa	veform]		
R_fixture =	= 50		
V_fixture =	= 0.0		
time	V(typ)	V(min)	V(max)
0.000S	0.0V	NA	NA
0.30ns	10.73uV	NA	NA
0.60ns	-0.96mV	NA	NA
0.90ns	76.21mV	NA	NA
1.20ns	0.23V	NA	NA
1.50ns	0.44V	NA	NA
1.80ns	0.61V	NA	NA
2.10ns	0.67V	NA	NA
2.40ns	0.70V	NA	NA

I/O Buffer Models

- Model used by one or more pins, on one or more components
- Model name is unique within the IBIS file
- 17 pre-defined model types
 - Input, Output, I/O, 3-state, Open_sink, I/O_open_sink,
 Open_source, I/O_open_source, Input_ECL, Output_ECL,
 I/O_ECL, 3-state_ECL
 - Series, Series_switch, Terminator
- IBIS 5.2 allows external model files
 - SPICE 3f5, VHDL-AMS, Verilog-AMS, AMI



Creating IBIS Models

- From SPICE
 - Need SPICE familiarity
 - Need SPICE transistor models
- From hardware
 - Need to control I/O buffer (toggle)
 - High speed probe techniques
 - Format data to IBIS columns


Generating I-V Table Data

- I-V tables
 - Range is -Vcc to +2Vcc for **all** tables
 - Setting DC voltages (Typ/Min/Max)



Note: Currents are considered positive when their direction is <u>into</u> the component.

Green Streak Programstesy of Arpad Muranyi, Intel.

Extracting I-V tables

- Separating into Clamp and Drive tables
- Changing reference for Pullup and Power clamp tables



Green Streak Programs

Courtesy Arpad Muranyi, Intel

Separating I-V tables

- Separate total currents into:
 - Pulldown
 - Pullup
 - Power clamp
 - GND clamp
- Make Pullup and Power clamp Vcc-referenced •



Extrapolation of I-V tables

• "Flat" or constant: I not zero

- Linear: slope not zero
- Polynomials, splines, etc.
- Different tools handle extrapolation differently

Generating V-t Table Data

- V-t tables
 - Stop time => steady-state voltage reached
 - Time step < 0.10 * T_{edge}
 - Data step (Core edge rate) (Typ/Min/Max)
 - Specified load (such as 50 Ohms)
 - Resistive load. No ringing!
- Start and end times
 - Start: signal from core into buffer toggles
 - End: Just enough for Min signal to settle



Generating V-t Table Data

- Set of <u>four</u> V-t tables
 - Data rising, V_fixture=0
 - Data rising, V_fixture=Vcc
 - Data falling, V_fixture=0
 - Data falling, V_fixture=Vcc
- Output crosses through Vmeas
- Output crosses through Vih and Vil



Courtesy Arpad Muranyi, Intel

Lead-in time in V-t tables

[Rising W	Waveform]
Time	V(typ)
0.00s	25mV
0.20ns	35mV
[Falling	Waveform]
Time	V(typ)
0.00s	325mV
0.20ns	322mV

[Rising W	Waveform]	
Time	V(typ)	
5.00ns	25mV	
5.20ns	35mV	
[Falling	Waveform]	
Time	V(typ)	
55.00ns	325mV	
55.20ns	322mV	

[Rising N	Waveform]
Time	V(typ)
10.00ns	25mV
10.20ns	35mV
[Falling	Waveform]
Time	V(typ)
10.00ns	325mV
10.20ns	322mV

IBIS 3.2 – Tables could both start at 5ns, or start at different times; tool dependent.

IBIS 4.2 – Tables all have the same start time.

Interpreting V-t tables

- What about those "flat" times
- V-t is not changing, but table contains data
- Actual internal buffer delays
- Different tools do different things!

[Rising	Waveform]
Time	V(typ)
0.0ns	25mV
2.0ns	25mV
2.20ns	2mV
• • • •	
5.00ns	34uV
20.00ns	34uV





81



[Rising Waveform]



2.4V 2V 1.6V 1.2V 0.8V 0.4V 20 120m typic: File: cd: R=50 V=

A very different interpretation of these V-t tables

When is next data toggle allowed?



- I/O can <u>never</u> switch before end of V-t table
 - So shorten right end when possible
- MUST reach correct DC levels
 - Rising and Falling
 - Typ/Min/Max corners









[Rising Waveform]

Shorten right-side "flat" time? Safe if I/O settles to DC on right.

Shorten left end flat time? Safe only for clock periods. "Small" offsets might be real.

Ways to Obtain C_comp

- Remember the goals
 - Signal integrity (reflections, crosstalk)
 - Timing (PCB delays)
- Things to include in C_comp
 - Metal capacitances
 - Silicon junction capacitances
- There is no one C_comp value!
 - Model maker might manually adjust value



Ways to Obtain C_comp

- Time domain (large signal) effects
 - Edge rate
 - Voltage step values
- Frequency (small signal) effects
 - Frequency (small signal)
 - DC bias voltage sensitivity
- As seen at die pad



Ways to Obtain C_comp

- Splitting C_comp into four
 - For gnd/power (PDS) bounce simulations
- One each to
 - Vcc
 - Power Clamp Reference
 - GND
 - GND Clamp Reference
- IBIS I-V tables driven by Vpad(t)
 - Not Vcc(t) or [Vcc-Vpad](t)
 - Some tools can get first-order solution

SPICE to IBIS Flow

- Communication with model maker
- SPICE not shared
 - Proprietary buffer design
 - Proprietary process parameters
- many-way NDA is difficult
 - SPICE I/O "Library
 - Foundry process "Library"
 - Package "Library"
 - Rockwell Automation designs



SPICE to IBIS Flow

- Done by model maker
- Set up SPICE input files
 - One for each corner
 - One for each I-V table
 - One for each V-t table
- Set up SPICE I/O buffer file
 - Pin order matches callout in SPICE files
 - Buffer netlist
 - Run SPICE
- Extract the data



- Corner #1: Typ
 - Temp=50 (<u>die</u> is above ambient)
 - Nominal supply voltages
 - Nominal process corner library

• Example

```
.LIB 'Process.lib' Typ
.TEMP 50
.PARAM PUref_typ = 3.300V
.PARAM PUref_min = 3.135V
.PARAM PUref_max = 3.465V
.PARAM PCLref_typ = 5.000V
```

```
.PARAM PCLref_min = 4.750V
```

.PARAM PCLref_max = 5.250V

- \$ Temperature of typical case
- \$ Pullup reference voltage, typ.
- \$ Pullup reference voltage, min.
- \$ Pullup reference voltage, max.
- \$ Power clamp reference voltage, typ.
- \$ Power clamp reference voltage, min.
- \$ Power clamp reference voltage, max.



- Set up the buffer loading
 - **R** load, typically 50 ohms
 - No L or C load
 - No package load
- EDA tools use I-V and V-t tables
 - Requires **R** load
 - Generate I/O response to input data
 - Generate I/O response to reflections



- What if model made with
 - RL, RC, or RLC load
 - V-t table oscillation
- Obvious when viewed graphically
- Parser reports "non-monotonic"
- EDA tools use I-V and V-t tables
 - Breaks algorithms
 - Unexpected simulation results
 - Fails accuracy requirements



- What model makers sometimes overlook
- Check output for errors and certain warnings
- Example:

model ZZ parameter XX not found

- Indicates model mismatch (wrong library)
- Example:
 - convergence failed
 - Indicates results will be incomplete
 - And an IBIS table will end too soon



IBIS Validation: Methodology

- The latest IBIS Parser
- The IBIS Quality Checklist
- Visual check
- Simulation
- Validation and Verification



http://www.eda.org/ibis/



IBIS Parsers

- IBIS parser
 - ibischk5 last updated Oct 2012
 - Checks IBIS 3.2, 4.2, 5.1, etc.
 - Checks EBD and PKG models
 - New checks added in ibischk4 & ibischk5
- icmchk1
 - Checks ICM models
- tschk2
 - Checks Touchstone models



The IBIS Parser

- ibischk5 is the latest
 - Checks IBIS 3.2, 4.2, 5.1, etc.
 - Many new checks added in ibischk5
 - Parser bug fixes
- Parser catches many common problems
 - Syntax (keywords, capitalization, etc)
- Basic data checks
 - Missing data
 - Nonmonotonic data
 - Table endpoint mismatch

The IBIS Quality Checklist

- IBIS Quality Checklist Items
 - About 100 items
 - Some are fairly common
 - Some are rare (special I/O types)
- THE Number One Problem
 - Model not checked with latest IBIS Parser!
- Data extraction issues
 - I-V and V-t tables
 - C_comp
- Model not simulated in any tool

Recognizing Common Problems

- Failure to pass IBIS parser
- Unexpected glitches in I-V tables
- Incomplete V-t tables
- Not enough I-V or V-t points
 - 10 points in transition regions
- Not all data used (tool dependent)
 - Model selector does not work
 - Only first four V-t tables used
- Missing Vmeas (needed by ICX)



Failure to Pass IBIS Parser

- Always use the latest version of the parser
 - presently ibischk5
 - ibischk5 checks all prior versions
- Bugs no longer fixed in ibischk4

ERROR (line 46)) - Invalid Model_type ("input") (try "Input")
WARNING (line 4	48) - Vinl should not be specified for model type No Type
WARNING (line 4	49) - Vinh should not be specified for model type No Type
WARNING (line 16	62) - GND Clamp Typical data is non-monotonic
WARNING (line 26	67) - POWER Clamp Typical data is non-monotonic
ERROR - Model 'in	n33v': Ramp Not Defined
WARNING (line 49	93) - POWER Clamp Typical data is non-monotonic
WARNING (line 59	58) - Pulldown Maximum data is non-monotonic
WARNING (line 56	67) - Pulldown Typical data is non-monotonic
WARNING (line 57	75) - Pulldown Minimum data is non-monotonic
WARNING (line 72	23) - GND Clamp Typical data is non-monotonic
WARNING (line 76	68) - Pullup Maximum data is non-monotonic
WARNING (line 77	77) - Pullup Typical data is non-monotonic
WARNING (line 78	83) - Pullup Minimum data is non-monotonic
2	

Typical IBIS I-V Tables

- 3 corners
- All tables cover -Vcc to +2Vcc
- Clamp can be strongest at Min or Max corner!
- Clamp curves can cross each other



Non-monotonic Issues

- Clamp current subtraction
- Real problems



Typical IBIS V-t Tables

- 4 V-t tables
 - Rising, R to Vcc
 - Rising, R to 0V
 - Falling, R to 0V
 - Falling, R to Vcc
- 3 corners
 - Тур
 - Min
 - Max







major improvement for simulation purposes

Green Streak Programs

Incomplete V-t Tables

- Not reaching DC level at end
- What voltage does next toggle start from?

View IBIS Data - io2
▋▐╋╱╙╎╱╚╣╬╎╩╩╎╚◈ᆥ╳ӏ╎ベ┆เซ҄┉╎҂┈╱╎ӳ╎┇
Select/Info POWER Clamp GND clamp Pullup Pulldown Bising Waveform Falling Waveform Combine
Conditions: Fixture: R=50 V=0V DUT:
700mV
600mV
500mV
400mV
300mV
200mV
100mV
0mV* * *
Ons 0.5ns 1ns 1.5ns 2ns
typical minimum maximum 2.2909ns ,277.5mV

Incomplete V-t Tables

- Not enough data in transition region
- Need at least 10 points
- No sharp corners visible



Incomplete V-t Tables

- Parser detects endpoint violations
 - Warning if >2%, Error if >10%
- Parser does not detect insufficient data





Validating IBIS Models

• Validation against simulation under various loading



I/O Buffer Alone

- Buffer I-V (DC) response
- Buffer V-t (transient) response
 - Typical trace Z0 load
 - Without package
- Implies V(t) and I(t) under load
 - Package
 - Traces
 - Terminations




How Vendors Compare SPICE and IBIS

- Ideally: Overlay SPICE and IBIS and Test Data
- Overlay SPICE
 - Model built from SPICE => 100% match
 - So rarely look at results, just ship the model
- End user flow:
 - Verify IBIS models (and incidentally SPICE models)
 - Overlay simulation and test data
 - Verify methodology
 - Check limits of IBIS simulation



Validating IBIS Models

- Last step: Simulation
 - Simulate bare buffer
- Simulate with a load
 - Trace, Input buffer, termination
 - Compare to expectations
- There is a limitation in HyperLynx
 - No unpackaged buffer
 - No unpackaged R or C
 - Values all have minimums
 - Can't set any to zero

Edit Resistor Values	? 🔀				
Value Parasitics					
Pin inductance: 1.500 nH					
Pin resistance: 20.000 milliohms					
Body capacitance: 0.500 pF					
Set parasitics to minimum values					
Set to Minimum Apply to all passive con currently in schematic	nponents				
Hints					
Typical values: 1200					
1206 package L=0.5nH, L=0.4pF, H=0.02 ohms 1808 package L=0.35nH, C=0.5pF, R=0.02 ohms					
small axial pkg_L=3nH, C=0.3pF, R=0.02 ohms					
For axial components, parasitics are total for both leads					
Body capacitance is measured relative to the closest gro	ound				
Pin resistance and inductance are in series with the					
Small L and C values may slow the simulation under some conditions.					
ОК	Cancel				

Validating a Model in HyperLynx

- No unpackaged I/O buffer
- No unpackaged load
- Harder to validate data





Green Streak Programs

Validate, Then Verify

- Validation checks model against IBIS specification
 - Sanity checks on data
 - IBIS always agrees with its source data
- Verification checks data against hardware
 - Requires having hardware
 - Check selected nets (signal quality, delays)
- Closing the loop
 - Makes it easier to debug when problems occur
 - Validates IBIS design flow and methodology



Verifying IBIS Models

• Verification: checking against actual test data

- Note change in scales!



Courtesy of Cypress Semiconductor 113



Comparing SPICE and IBIS

• IBIS simulates fast – with equally good results!



Comparing SPICE and IBIS

- Overlay SPICE and IBIS and Test Data
- Overlay SPICE
 - Rarely look at results, just ship the model
 - Users might do this for critical paths
- Overlay Test Data
 - Verify model
 - Verify methodology
 - Check limits of IBIS simulation



Data During Validation

- Some EDA tools use FIRST MODEL under [Model Selector]
 - This is default operation
 - Specify different selection by rearranging models
 - Might need more than one file
 - One for each [Model Selector] option
- Some EDA tools use only FIRST FOUR V-t tables
 - Specify different selection by rearranging models
 - Rarely need more than one file
 - Unless I/O can drive a very wide range of Z0 loads



- Incorporated various checklists
 - Model reviewers
 - Model makers and model users
- Checks for syntax, structure, data
- Examples:
 - Header ([File Name], [File Rev] etc.)
 - Component ([Pin], [Diff Pin], etc.)
 - Model (Tables, C_comp, etc.)



• About 100 items in checklist

12	COMP	ONENT: com	ponent_name		IQ Level:	0	
13	3.1.1	LEVEL 0	[Package] must have	typical valu	es		
14	3.1.2	LEVEL 0	[Package] Parasitics	must be rea	asonable		
15	3.1.3	LEVEL 0	[Define Package Mode	el] present i	if [Package	Model] is p	present
16	3.1.4	LEVEL 1	[Package] parasitics a	are validate	d against d	ata sheet	
17	3.2.1	LEVEL 0	[Pin] section complete	Э			
18	3.2.2	LEVEL 0	[Pin] model names no	t too long			
19	3.2.3	LEVEL 0	[Pin] models present i	n file			
20	3.2.4	OPTIONAL	[Pin] RLC complete				
21	3.2.5	LEVEL 1	[Pin] RLC parasitics are validated against data sheet				
22	3.3.1	LEVEL 0	[Diff Pin] referenced pi	ns exist			
23	3.3.2	LEVEL 0	[Diff Pin] Vdiff and Tsk	ew comple	te and reas	onable	
24	3.3.3	LEVEL 1	[Diff Pin] Vdiff and Tsk	ew correct			
25	3.3.4	LEVEL 1	[Diff Pin] referenced pi	n models n	natched		
26	3.4.1	LEVEL 0	[Model Selector] refere	enced (Mod	lel]s exist		
27	3.4.2	LEVEL 1	[Model Selector] first	[Model] is d	lefault		

- Documentation for each item
- 2.2 {LEVEL 0} Latest [IBIS ver] used The highest IBIS version for which a parser is available should be used (presently 4.0). Even if only IBIS 2.1 features are used in the model, the [IBIS Ver] value should be set to at least 3.2, this enables additional checking over and above the checks performed on version 2.1 models.

- Example: >10 points in transition region
 - This model passes this check
 - On all three corners



- Example: >10 points in transition region
 - This model would not pass this check
 - MAX corner fails



V-t table ends too soon

- OK on two of three corners
- Needs more points at end of MIN transition



- Requirements which can be checked by IBIS parser.
 - Use of ibischk5 is highly recommended.
- Documented in an Quality Summary
- ALL IBISCHK Errors must be explained
 - Unavoidable ones in some specialty models
 - Check with model maker if not documented
- IBISCHK warnings should be explained
 - Ideally, no warnings
 - Some warnings cannot be eliminated





- All pins defined and validated
 - correct logical/physical/model mapping.
- All package parasitics checked.
- Model selectors validated.
- [Diff Pins] validated.
- C_comp values checked.
- All model spec waveforms and load parameters defined and validated.
- Ramp Data validated



- Ramp data validated against V-T tables
- V-T tables defined for all output drivers
- All I-V and V-T tables visually inspected
- Typ/Min/Max values must be present
 - in correct order for all tables and parameters
- All output models must be simulated
 - into standard load
 - switch through VMEAS
- All receiver models must be simulated
 - Smooth Vinl to/from Vinh

- Spice or Lab Correlation
 - Cross reference IBIS Accuracy figure of merit (FOM)
- The best possible model
 - Both Spice and Lab Correlation



IBIS correlation test, Courtesy of Cypress Semiconductor

• File and header checks

LEVEL 0	Latest [IBIS ver] used
LEVEL 0	Do not use [Comment Char]
LEVEL 0	[File Name] is correct
LEVEL 0	[File Rev] is correct
LEVEL 0	[Date] is correct
LEVEL 0	[Source] is complete
LEVEL 0	[Notes] is complete
OPTIONAL	[Disclaimer] and [Copyright]

IQ Parsed with ibischk3 version 3.2.9. [IBIS ver] 3.2 [File name] notparse.ibs [File Rev] 0.0 [Date] April 1 Hand-edited IBIS Models for DEMO use. [Source] This file contains intentional errors [Notes] and will NOT pass the IBIS 3.2.9 parser. These models contain INTENTIONAL errors. [Disclaimer] This information is for DEMO purposes ONLY. These models do not match any specific physical parts. [Copyright] Copyright Green Streak Programs 2004

- Most header checks are straightforward
- Common exception is [File Rev]

The following guidelines are recommended:

0.x silicon and file in development

1.x pre-silicon file data from silicon model only

2.x file correlated to actual silicon measurements

3.x mature product, no more changes likely



Component and pkg checks

LEVEL 0	[Package] must have typical value	S
---------	-----------------------------------	---

LEVEL 0 [Package] Parasitics must be reasonable

- LEVEL 0 [Define Package Model] present if [Package Model] is present
- LEVEL 1 [Package] parasitics are validated against data sheet
- LEVEL 0 [Pin] section complete
- LEVEL 0 [Pin] model names not too long
- LEVEL 0 [Pin] models present in file
- OPTIONAL [Pin] RLC complete
- LEVEL 1 [Pin] RLC parasitics are validated against data sheet



Component and pkg checks

LEVEL 0	[Diff Pin] referenced pins exist
LEVEL 0	[Diff Pin] Vdiff and Tskew complete and reasonable
LEVEL 1	[Diff Pin] Vdiff and Tskew correct
LEVEL 1	[Diff Pin] referenced pin models matched
LEVEL 0	[Model Selector] referenced [Model]s exist
LEVEL 1	[Model Selector] first [Model] is default
LEVEL 1	Models correspond to data sheet
LEVEL 1	All pins consistent with data sheet



[Compo:	nent]	AA					
[Manuf	acturer] None					
[Packa	ge]						
vari	able	typ	min	max			
R_pkg		1f	NA	NA			
L_pkg		1f	NA	NA			
C_pkg		1f	NA	NA			
[Pin]	signal	name	model_na	me	R_pin	L_pin	C_pin
1	A1		in1				
2	Y1		in2				
3	Y1		in3				
4	Y2		io1				
5	YЗ		io2				
6	A2		io3				
7	Dummy		NC				
8	GND		GND				
9	VCC		POWER				
10	A3		in1				



- Most component and pkg items are straightforward
 - Usually on the datasheet
- One exception is naming conventions
- Every pin on the component must be included
 Use NC for "No Connect"
- Pin, signal, and model names have length limits
 - Some longer in IBIS 4.2
- Pin names must be uppercase
 - This is a layout tool issue
 - "AA" is OK, "aa" is not OK

- I/O model checks
 - Not ordered by IQ level
 - Organized by where things occur
 - Or things that are closely related
- The greatest number of checks
- The most important for simulation



- I/O model is generated without package
- Leave all capacitances in place
 - Extracted from layout
 - Affects V-t tables



- LEVEL 0 [Model] parameters have correct typ/min/max order
- LEVEL 0 [Model] Model_type
- LEVEL 0 [Model] C_comp is reasonable
- LEVEL 1 [Model] C_comp is correct
- LEVEL 2a [Model] C_comp SPICE correlation
- LEVEL 2b [Model] C_comp laboratory correlation
- LEVEL 1 [Temperature Range] is reasonable
- LEVEL 1 [Voltage Range] or [* Reference] is complete



[Mode]	1]		io1				
Model_	_typ	е	I/O				
Polar: 	ity		Non-Inverting				
Vinl	=	0.	8V				
Vinh	=	2.	VO				
Vmeas	=	1.	5V				
Cref	=	10	0.0pF				
Rref	=	10	00				
Vref	=	0.	VO				
				typ	l	min	max
C_comp	2			8.0pF		4.0pF	16.0pF
[Voltage Range]			3.30V		3.0V	3.6V	
[Temperature Range]			50.0		0.00	100.00	

- Notes on [Temperature Range]
- Must account for self-heating of chip
 - "TYP" is not 25 Centigrade!
 - 50 Centigrade is typical
- Same for Min and Max
- This affects design margins!



- What is C_comp?
 - Does not include package capacitance
 - Determines reflections at die pad
- Represents only on-die capacitance
 - Connected to the output pad
 - Silicon junctions and gates
 - (FETs, ESD structures, diodes)
 - Metal (interconnects to pad)
 - Pad stack structure



- LEVEL 1[Pullup Reference] is reasonableLEVEL 1[Pulldown Reference] is reasonable
- LEVEL 1 [POWER Clamp Reference] is reasonable
- LEVEL 1 [GND Clamp Reference] is reasonable
- LEVEL 1 [Model] timing test load subparameters complete
- LEVEL 0 [Model] Vinl and Vinh complete
- LEVEL 1 [Model] Vinl and Vinh correct
- LEVEL 1 [Model] Vinl and Vinh enclose Vmeas
- LEVEL 1 [Model] Vmeas matches data sheet



- Timing is important in design
- Tools can account for internal delay of buffer
- But they need the subparameters!

Datasheet delay	Vmeas Cref, Rref, Vref
Loaded buffer delay	Z0
Time of flight delay	Speed * Length

Checks for how Model Spec interacts with [Model]

LEVEL 1	[Model Spec] Vinl and Vinh complete
LEVEL 0	[Model Spec] Vinl+/- and Vinh+/- complete
LEVEL 0	[Model Spec] Vinl+/Vinh+ greater than Vinl-/Vinh-
LEVEL 1	[Model Spec] Vinl+/- and Vinh+/- enclose Vmeas
LEVEL 1	[Model Spec] Pulse subparameters complete
LEVEL 1	[Model Spec] Pulse_high greater than Vinh
LEVEL 1	[Model Spec] Pulse_low less than Vinl
LEVEL 1	[Model Spec] Pulse_time reasonable
LEVEL 1	[Model Spec] S_Overshoot subparameters complete
LEVEL 1	[Model Spec] S_Overshoot subparameters match data sheet
LEVEL 1	[Model Spec] S_Overshoot subparameters track typ/min/max
LEVEL 1	[Model Spec] D_Overshoot subparameters complete
LEVEL 1	[Model Spec] D_Overshoot subparams exceed S_Overshoot

Automated and visual checks on model data

LEVEL 0	I-V tables complete
LEVEL 1	I-V tables have correct typ/min/max order
LEVEL 1	I-V tables have reasonable numerical range
LEVEL 1	[Pullup] voltage sweep range is correct
LEVEL 1	[Pulldown] voltage sweep range is correct
LEVEL 1	[Power Clamp] voltage sweep range is correct
LEVEL 1	[GND Clamp] voltage sweep range is correct
LEVEL 1	I-V tables do not exhibit stair-stepping
LEVEL 1	Combined I-V tables are monotonic
LEVEL 1	[Pulldown] I-V tables pass through zero/zero
LEVEL 1	[Pullup] I-V tables pass through zero/zero
LEVEL 1	No leakage current in clamp I-V tables
LEVEL 1	Clamp I-V behavior not double-counted
Moderately Good Clamp I-V Data



It would be better if these extended over full range of -3.3 to +6.6V, since different tools might extrapolate differently.

Green Streak Programs

virtex4.ibs

Good Pullup and Pulldown I-V Data



Often see "glitch" near -0.7V, caused by clamp subtraction.

Green Streak Programs

Poor Pulldown I-V Data

[Pulldown]

Voltage	I(typ)	I(min)	I(max)
-3.300V	-1.375A	-1.300A	-1.549A
-990.000mV	-251.000mA	-125.500mA	-501.900mA
-660.000mV	-192.400mA	-96.198mA	-384.800mA
-330.000mV	-110.000mA	-55.000mA	-220.000mA
0.000V	-995.400pA	-497.700pA	-1.991nA
330.000mV	110.000mA	55.000mA	220.000mA
660.000mV	192.400mA	96.198mA	384.800mA
990.000mV	251.000mA	125.500mA	501.900mA
1.320V	288.900mA	144.500mA	577.900mA
1.650V	309.300mA	154.700mA	618.700mA
1.980V	313.300mA	156.700mA	626.600mA
2.310V	315.900mA	158.000mA	253.180mA
2.640V	318.500mA	159.300mA	270.000mA
2.970V	321.200mA	160.600mA	642.300mA
3.300V	323.800mA	161.900mA	647.500mA
6.600V	350.000mA	175.000mA	699.900mA

Poor Pullup and Pulldown I-V Data

- Non-monotonicity
- "Double-counting" clamp currents.









Poor Pullup and Pulldown I-V Data

- DC load lines
 - Where load lines cross I-V table
 - Sets DC operating point
 - R to Vcc, R to GND
- Effects of non-monotonicity
 - Slow simulation
 - No DC convergence



notparse.ibs



The IBIS Quality Checklist [Model]

Automated and visual checks on model data

LEVEL 1	On-die termination modeling documented
LEVEL 1	ECL models I-V tables swept from -Vdd to +2 Vdd.
LEVEL 1	Point distributions in IV curves should be sufficient
LEVEL 2	Correlate IV curves to combined curves.
LEVEL 0	V-T table endpoints consistent with I-V tables
LEVEL 1	V-T tables look reasonable
LEVEL 1	Model simulation successful
LEVEL 1	Document known model limitations
LEVEL 1	Output and IO buffers should have 2 sets of V-T tables



Good V-t Data

- Ends are I-V load line points
- More points where slope is changing



The IBIS Quality Checklist [Model]

- Minimizing lead-in time on V-t table
 - Represents only buffer internal delay
 - Compare these two V-t tables

Time 0.00n 0.269n <etc.></etc.>	typ 1.99 2.14	min 2.20 2.26	max 1.94 2.36	
Time	typ	min	max	
100n	1.99	2.20	1.94	
100.269n	2.14	2.26	2.36	
<etc.></etc.>				

Poor V-t data

- Timing is important in design
- V-t "trigger" time is important!



Poor V-t Data

Not enough points in transition region
– IQ Checklist recommends at least 10.



Poor V-t Data

- V-t data ends before reaching DC level
 - Note the corresponding parser message



The IBIS Quality Checklist [Model]

Automated and visual checks on [Ramp] data

LEVEL 0	Output and IO buffers have a [Ramp] section
LEVEL 1	[Ramp] R_load present if value other than 50 ohms
LEVEL 1	[Ramp] test fixture has no reactives
LEVEL 1	[Ramp] typ/min/max order is correct
LEVEL 1	[Ramp] data dv and dt values positive
LEVEL 1	[Ramp] dv consistent with supply voltages
LEVEL 1	[Ramp] dv consistent with V-T table endpoints
LEVEL 1	[Ramp] dt is consistent with 20%-80% crossing time
LEVEL 1	[Ramp] dt is consistent with data sheet



Checks on [Ramp] Data

- Matches V-t table with the same load
- Check the 20% and 80% points
- Careful: datasheet might use different % points
- The differences are dv and dt
- Numbers go directly in the table.
 - Never divide the ratios!



Courtesy Arpad Muranyi, Intel

[Ramp]			
variable	typ	min	max
dV/dt_r	0.56/0.11n	0.51/0.12n	0.61/92.7p
dV/dt_f	0.55/0.10n	0.48/0.13n	0.61/85.1p

The IBIS Quality Checklist [Model]

Additional checks on data quality

LEVEL 0	Typ/min/max order of parameters correct
LEVEL 1	C_comp checked in both input and output mode
LEVEL 0	First/last point of waveforms equal to V_fixture values
LEVEL 1	Sufficient points in waveform table
LEVEL 1	Minimize waveform lead-in time
LEVEL 1	Open_sink/Open_source model with correct
	Vref, Cref, Rref, Vmeas
LEVEL 1	Differential models contain appropriate waveform tables
LEVEL 0	Model_type correct for model data
LEVEL 1	Open_sink/Open_source model not push-pull



Validation with Simulation

- Simulation is a Level 1 check.
- Checking IBIS against simulation is Level 2
- Any IBIS simulation tool



The IBIS Quality Checklist

- Comparing test data and SPICE with IBIS
 - Note change in scales
 - Good match at TYP corner



The IBIS Quality Checklist

- What effects have you seen?
- Have they been captured in the checklist?
- Committee is still active
 - Quality levels
 - Documentation
- IBIS models and files appearing
 - Documented Quality checks



IBIS Validation Methodology

- Parse (ibischk5)
- View tables graphically
- Other IBIS Quality checks
- Simulate with any simulator
 - Ones that customers use
- Release for internal design use
- Close the loop!

IBIS Validation Methodology For HyperLynx

- Run latest parser version on command line
- Inside VisIBIS Editor
 - View tables graphically
 - Other IBIS Quality checks
- With HyperLynx/LineSim
 - Simulation
 - Compare to expected results
 - Compare to prototype hardware



Validation with HyperLynx Run IBIS parser from command line

ERROR (line	46) - Invalid Model_type ("input") (try "Input")
WARNING (line	48) - Vinl should not be specified for model type No Type
WARNING (line)	49) - Vinh should not be specified for model type No Type
WARNING (line)	162) - GND Clamp Typical data is non-monotonic
WARNING (line)	267) - POWER Clamp Typical data is non-monotonic
ERROR - Model	'in33v': Ramp Not Defined
WARNING (line	493) - POWER Clamp Typical data is non-monotonic
WARNING (line)	558) - Pulldown Maximum data is non-monotonic
WARNING (line	567) - Pulldown Typical data is non-monotonic
WARNING (line	575) - Pulldown Minimum data is non-monotonic
WARNING (line)	723) - GND Clamp Typical data is non-monotonic
WARNING (line)	768) - Pullup Maximum data is non-monotonic
WARNING (line	777) - Pullup Typical data is non-monotonic
WARNING (line)	783) - Pullup Minimum data is non-monotonic
<	

Validation with HyperLynx

Fix the obvious typos

 ERROR (line 46) - Invalid Model_type ("input") (try "Input") WARNING (line 48) - Vinl should not be specified for model type No Type WARNING (line 49) - Vinh should not be specified for model type No Type WARNING (line 162) - GND Clamp Typical data is non-monotonic WARNING (line 267) - POWER Clamp Typical data is non-monotonic
ERRUR - MODEL 1NJJV : RAMP NOT DELLNED
WARNING (line 493) - POWER Clamp Typical data is non-monotonic WARNING (line 558) - Pulldown Maximum data is non-monotonic WARNING (line 567) - Pulldown Typical data is non-monotonic WARNING (line 575) - Pulldown Minimum data is non-monotonic WARNING (line 723) - GND Clamp Typical data is non-monotonic WARNING (line 768) - Pullup Maximum data is non-monotonic WARNING (line 768) - Pullup Maximum data is non-monotonic WARNING (line 777) - Pullup Maximum data is non-monotonic

- 1 C

Validation with VisIBIS View I-V Tables Graphically



166

Validation with VisIBIS View V-t Tables Graphically



Validation with VisIBIS Zooming on V-t Transition Regions



Validation with HL/LineSim Simulate & check results





High-speed Modeling Techniques

- Datasheet information
 - Pin and model assignment
 - Operating parameters: Vinh, Vinl, Vmeas, etc.
 - Single-ended and differential pins
- Buffer characteristics
 - Transistor-level simulations (HSPICE, Spectre, Eldo)
 - Test bench measurements
 - Programmable buffer options



High-speed Modeling Techniques Pin/Model Assignment

[Pin]

Pin :	name	Model Name			
D1	IO_1	Single-ended I/O			
DD1		<pre>IO_1 Differential I/O, non-inverting</pre>			
DD2		IO_1 Differential I/O, inverting			
4		In1 Diff input, non-inverting			
5		In1 Diff input, inverting			
6		In1 Single-ended input			
9		GND Ground pin #1			
10	GND	Ground pin #2			
11	POWER	Power Pin #1			
12	POWER	Power Pin #2			

High-speed Modeling Techniques Pin Relationships

[Diff Pin] inv_pin vdiff tdelay_typ tdelay_min tdelay_maxDD1DD2NA-1.0ns0ns0.1ns45150mVNANANA

[Series Pin Mapping] pin_2 model_name function_table_group
| p1 p2
4 5 Rser1 1 | Series Resistor, always ON
DD1 DD2 MOS1 1 | Series Resistor, two values
|
[Series Switch Groups] | Function Group States
On 1



High-speed Modeling Techniques Pin Association for SSN

For	s SSN ana	lysis				
[Pin	Mapping]	pdn_	ref pup	_ref	gnd_cl_ref	power_cl_ref
DD1	9	11	9	11		
DD2	9	11	9	11		
D1	9	11	9	11		
4	10	12	10	12		
5	10	12	10	12		
6	10	12	10	12		



Differential Signals

- Non-inverting pin signal
- Inverting pin signal
- Differential signal
- Common mode signal

Differential Signals

- Timing Relationships
- It does not matter what causes the shift
 - Anything that shifts signal in time or voltage
 - Driver skew, routing skew, crosstalk, etc.



Differential Signals

- LVDS Example
- Ideal LVDS switching



Pseudo-Differential Signals

- Single Buffer
- Single trace to route
- Receiver referenced to Vext
- More sensitive to crosstalk & bounce in Vext



Paired-differential Signals

- Inverting and non-inverting buffer pair
- Better than single-ended differential
 - Reduces crosstalk sensitivity
- IBIS 3.2 assumed independent buffers
 - Independent voltages and currents
 - Slew rise/fall not required to match
- VHDL-AMS, Verilog-AMS, AMI
 - Model true differential buffers together



LVDS Model Example

- Ideal LVDS operation
- 400 mV differential mode
- 1.2 V common model
- 100Ω termination



LVDS Model Example

- LVDS IBIS Models @ 1.25GHz
 - Douglas Burns, SiSoft
 - Used for next two slides
 - Intentional time offset in plots

IBIS Summit <u>http://www.eda.org/pub/ibis/summits/jun02</u>
burns.zip: LVDS IBIS Models @ 1.25GHz (.ppt)
burns.pdf: Douglas Burns, Steven Coe, and
Kevin Fisher, Signal Integrity Software (SiSoft)

• Capabilities and limitations of IBIS 3.2 models


Accurate LVDS IBIS Model @ 1.25GHz SiSoft presentation (time shift to make it easier



181

Effects of Changing VDDQ SiSoft presentation (same time shift)



LVDS Model Example

- Model made at one V_common
 - Not valid if V_common changes
- Implications
 - Hard to select Min, Max conditions
 - Submodels for different V_common
- Reality is V_common changes with bit pattern

IBIS was never designed to handle this!



LVDS Model Example

- IBIS 5.1 approach
 - SPICE 3f5, VHDL-AMS, Verilog-AMS, AMI
- LVDS model in SPICE
 - Requires both circuit and process data
 - Multiple NDAs could be required
- LVDS model in AMS or AMI
 - Behavioral equations
 - Use of both digital and analog information
 - Such as medium-term value of V_common
 - Can include effects not addressed in IBIS 5.1

On-die Terminators

- High-speed differential termination
- Inside the package and bond wire
- Minimizes reflection effects at the receiver
- Fixed or variable resistance



Representing On-die Terminators

- Many ways to do this
- Use "terminator" model type
- Use [Series Current]
- Use [Series MOSFET]
- Include current in one of the clamp tables
- Include in a SubModel
 - Termination can be disabled
 - Value can be changed



Terminator in buffer method

- Do this within the [Model]
- To insert a resistor to GND
- | variableR(typ)R(min)R(max)[Rgnd]100ohm80ohm120ohm
- To insert a series resistor
 | variable R(typ) R(min) R(max)
 [R Series] 80hm 60hm 120hm



Terminator to GND or POWER

- Do this within the [Model] Clamp tables
- Add GND terminator current to [GND Clamp]
- Add POWER terminator current to [Power Clamp]







Series current between pins

- This can account for internal current between halves of a diff pair
- Define series connection for component

```
[Series Pin Mapping] pin_2 model_name function_table_group
4 5 Rser1 | Series Resistor, always ON
```

• Define (linear or non-linear) resistance using I-V table

```
[Series Current]
```

Voltage	e I(typ)	I(min)	I(max)
-5.0V	-3900.Om	-3800.Om	-4000.0m
-0.7V	-80.Om	-75.Om	-85.Om
-0.6V	-22.Om	-20.Om	-25.Om
-0.5V	-2.4m	-2.Om	-2.9m
-0.4V	0.Om	0.Om	0.Om
5.0V	0.Om	0.Om	0.Om



On-die Terminator Validation

- Run ibischk5
- Check values visually
- Simulate
- Check results



- EDA tools connect PCB to package to component using pin and trace connectivity
- EBD
- PKG
- [External Circuit] under construction
- ICM
- Touchstone
- IBIS-ISS (SPICE subset)



- EBD model
 - Components on a module or daughter card
- PKG model
 - One packaged IC
- ICM, Touchstone, IBIS-ISS
 - Connect components across board



- EBD, PKG, [External Circuit]
 - Check with ibischk5
- IBIS Interconnect (ICM)
 - Check with icmchk1
- Touchstone
 - Check with tschk2
- IBIS-ISS
 - No SPICE parser specified



- Lumped parameters
 - Only valid at slow edge rates
- Use of default parameters
 - Can override on a pin-by-pin basis

R_pkg	0.12	0.10	0.15			
L_pkg	2n	1n	3n			
C_pkg	3р	2p	5p			
[Pin]						
! Pin	name	Mode	el Name	R_pkg	L_pkg	C_pkg
D1		IO_	1			
DD1		IO_	1	0.090	6n	7p



- Package Override Order
- [Package Model] > [Pin] values > *_pkg

```
R_pkg 0.12 0.10 0.15
L_pkg 2n 1n 3n
C_pkg 3p 2p 5p
[Pin]
! Pin name Model Name R_pkg L_pkg C_pkg
D1 IO_1
DD1 IO_1 0.090 6n 7p
[Package Model] pkg1
```

- Package model location
- In same file as IBIS file using [Package Model]
 - *.ebd, *.pkg
- In a separate file
 - File name based on package model type
 - *.ebd, *.pkg, *.icm
 - Must be in same directory
- If files are in different directories
 - COPY files to a single directory



- Lumped vs. distributed parameters
 - Using same parameters could result in different characteristics
 - *_pkg are lumped parameters by definition
- Distributed parameters
 - Values of parameters change (do not use lumped parameters)
 - Use EBD or Package or Interconnect
 - Valid at both fast and slow edge rates
- Bond wires must be included somewhere
 - Usually in the package model parameters

Package Model Comparison

	EBD	PKG	ICM Path	ICM Nodal	Touchstone (S-params)
Lumped R L C (series)	Yes	Yes	Yes	Yes	No
Lumped R L C (to GND/Power)	Yes	No	Yes	Yes	No
Coupled traces	No	Yes	Yes	Yes	Yes
Frequency- dependent transmission lines	No	Yes	Yes	Yes	Yes
RLC Matrices	No	Yes	No	Yes	No
S-parameters	No	No	No	Yes	Yes



EBD Example (1)

```
[Path Description] INO
Pin 1
Len=0 L=0.2n R=10m /
Len=2.1 L=2.0n C=12.0p /
Fork
Len=40 L=0.15n C=1.2p / | Units in mils
  Len=0 L=0.6 R=0.02 /
 Node U0.2
Endfork
 Len = 0 C = 0.8p /
 Len = 0 L = 3.7n /
 Len = 0 R = 90m /
Node U1.2
```

```
| Edge of Module
 | Lumped Connector trace
| Units in inches
| A Tee-connection
| Bond wire to U0 Pin2
```

```
| Socket to U1 Pin2
```



EBD Example (2)

```
[Path Description] IN2
Pin 2
Len = 1.5 \text{ L}=6.0 \text{ C}=2.0 \text{ p} / | Trace on module
                    | Series terminator
Len = 0 R=50 /
Len = 0.25 L=6.0n C=2.0p / | Trace between R and package
Node R2.1
                            | Series resistor pack
Node R2.2
Len = 0.25 L=6.0n C=2.0p / | Trace between R and package
Node U0.4
[Reference Designator Map]
| Ref Des File name
                           Component name
U0
       good1.ibs
                           nonesuch
        qood1.ibs
U1
                           nonesuch
R2
         r10k.ibs
                           A 10K Pullup
```



PKG Example

```
[Inductance Matrix] Full matrix
[Row] 1
3.04859e-07 4.73185e-08 1.3428e-08 6.12191e-09
1.74022e-07 7.35469e-08 2.7321e-08 1.33807e-08
[Row] 2
3.04859e-07 4.73185e-08 1.3428e-08 7.35469e-08
1.74022e-07 7.35469e-08 2.7320e-08 1.74022e-07
[Capacitance Matrix] Sparse matrix
[Row] 1
1 2.48227e-10
2 -1.56651e-11
[Row] 2
2 2.51798e-10
```



ICM Model Using [Tree Path Description]



ICM Using [Nodal Path Description]

1	2	3		4		5	6	shell	
		+-	-+	+-	-+			+	-+
2		3		4		6		shell	
	2		3		4		6	sł	nel

6-pin male mini DIN (comp)

Section

6-pin female DIN (keyboard)
1 6-pin female DIN (mouse)

S-parameters in Components

- PCB interconnects
- Termination models
- Packages
 - For chips (I/O buffers)
 - Passives (R, L, C, termination networks)
 - Daughter cards
- Card slots (with or without components in them)
- Connectors
- Cables



Touchstone 2.0

- No component or connection information
 - Hides proprietary design
- Frequency characteristics
 - Real and Imaginary
 - Magnitude and Phase (degrees)
 - dB or linear
 - Limited freq. range
 - Ideal = DC to daylight
 - Sometimes need to add a near-DC point
 - Enough bandwidth for <u>edge</u> rate

A Touchstone Connector Example

- Connector model: thru_hole_mmcx.s2p
 - Note the comment character

- Just numbers, no proprietary structure info

```
! This Touchstone formatted file was created using the MATLAB
! script SQUISH.M (c) Teraspeed Inc. It is the passivated version
! of the original Touchstone formatted file: thru hole mmcx.s2p
! The original header follows:
# GHZ S MA R 50
   0.000000000 0.00355856787000 -180.0000000000 0.99357443100000
                                                                      0.000000000 0.99358542000000
                                                                                                         0.000000
   0.0087500000 0.00357593049000 -174.6220000000 0.99357343200000
                                                                     -0.31386500000 0.99358542000000
                                                                                                        -0.313871
   0.0175000000 0.00362742894000 -169.35100000000 0.99357343200000
                                                                     -0.62773100000 0.99358442100000
                                                                                                        -0.627742
   0.0262500000 0.00371173455000 -164.28300000000 0.99357243300000
                                                                     -0.94159700000 0.99358342200000
                                                                                                        -0.941613
   0.0350000000 0.00382659957000 -159.49300000000 0.99357143400000
                                                                     -1.25546000000 0.99358242300000
                                                                                                        -1.255480
   0.0437500000 0.00396946656000 -155.0320000000 0.99357043500000
                                                                     -1.56933000000 0.99358142400000
                                                                                                        -1.569360
   0.0525000000 0.00413736849000 -150.9260000000 0.99356843700000
                                                                     -1.88319000000 0.99357942600000
                                                                                                        -1.883230
   0.0612500000 0.00432747819000 -147.18200000000 0.99356643900000
                                                                     -2.1970600000 0.99357742800000
                                                                                                        -2.197100
   0.070000000 0.00453695850000 -143.79100000000 0.99356344200000
                                                                     -2.51092000000 0.99357443100000
                                                                                                        -2.510970
   0.0787500000 0.00476332191000 -140.73500000000 0.99356144400000
                                                                     -2.82479000000 0.99357243300000
                                                                                                        -2.824840
   0.0875000000 0.00500425074000 -137.98900000000 0.99355844700000
                                                                     -3.13866000000 0.99356943600000
                                                                                                        -3.138710
```

Checking Interconnect Model Quality

- ibischk5: EBD, PKG
- icm1chk1: ICM models
- tschk2: Touchstone models
- Manual checks
 - Sufficient bandwidth for intended edge rate
 - Point near DC (simulator convergence)



Checking Touchstone Model Quality

- Syntax
- Model noise vs data errors
- Sufficient data near resonances
- Sufficient bandwidth
 - For intended edge rate



Touchstone Syntax

- IBIS support
 - Test equipment support is strong
 - EDA support is growing
- Updated Touchstone spec
 - Agilent & IBIS Futures Committee
 - Adding interesting things
 - Differential & common-mode
 - Different Zref per port



Checking Touchstone Model Quality

- Syntax
- Model noise vs data errors
- Sufficient data near resonances
- Causality
- Passivity



Checking Touchstone Syntax

- Syntax parsers
- Header
- ! Comments, then data format description
- # GHz S RI R 50
- Data section
- <freq> Sij(two numbers)
- <freq> Sij(Re, Im)
- <freq> Sij(Mag, Phase)
- <freq> Sij(dB, Phase)



Checking Touchstone Data

- Frequency points
 - $0 \leq Mag \leq 1 (-\infty \text{ to } 0 \text{ dB})$
 - Phase in degrees (usually -180 to +180)
- At DC, phase = 0 or ± 180 (Im = 0)
- At f= ∞ , phase = 0 or ± 180 (Im = 0)
- Polar chart data moves only clockwise



Checking Touchstone Data

• Is there enough data near resonances?



Figure courtesy of Mentor Graphics



Checking Touchstone Data

• Is there enough data near resonances?



Checking Touchstone Model Quality

• Quality in a polar plot



Checking Touchstone Model Quality

• Causality and Passivity failure




Simulating with Touchstone

- After model passes parser
- Create a "component" for schematic
 - Pins matched
- Create a "footprint" for layout
- Simulate!



SPICE, VHDL-AMS, AMI

- IBIS 4.2 and 5.1 support external models
- SPICE 3f5 compatible
- VHDL-AMS and Verilog-AMS compatible
- AMI: algorithmic (coded) models
- Might require tool/license to test



SPICE, VHDL-AMS, AMI

- Sometimes the IBIS model is simply not adequate
 - Examples: LVDS, pre-emphasis
- VHDL-AMS and Verilog-AMS supported
 - I/O buffer models
 - Interconnect models
- AMI (coded models)
 - Compiled, but sometimes not tested
 - No parser
 - Test by simulating and checking results



SPICE, VHDL-AMS, AMI



Green Streak Programs

SPICE, VHDL-AMS, AMI Model Quality

- Syntax caught at simulation time
- Pin assignment on EBD, PKG, connectors, etc.
 - Signal path (IC R L C Tline IC)
 - Touchstone: no maker control of pin order
 - Backplanes & daughter cards
- Validating model with simulation results
 - For the I/O buffer and a resistive load
 - For the component in a "known good" design



Validation in Your Flow

- Check each component
- Check each model (IBIS, Touchstone, SPICE, etc.)
- About 5 minutes for simple models
 - Longer for complex models
- Run IBIS Quality checklist
- Getting the most bang for your bu
 - Compare prototype with simulation



Summary

- Things we have covered
- Comparing SPICE and IBIS
- I/O model validation
- Differential models
- Package and interconnect models
- IBIS with SPICE, VHDL-AMS, Verilog-AMS, AMI



Summary

- Not all features are supported by all vendors
 - Parser updates take months
 - Support is limited for some features of IBIS 5.1, ICM, Touchstone
 - Check with your EDA vendor
- Critical features are better supported
 - Such as S-parameters
- IBIS Model Review Committee
 - Accepts models from model makers
 - Can check all IBIS files (Touchstone, AMI, etc.)

What are the important things to remember?

- IBIS 5.1 has greatly expanded capabilities.
- Validate and Verify close the loop.
- It is all Methodology, Methodology, Methodology!



Image Courtesy NASA/JPL-Caltech



IBIS Web Sites

- Home Page http://www.eda.org/ibis/
- IBIS Summit papers http://www.eda.org/ibis/articles.htm Also Training Materials (including Arpad's)
- Quality Checklist http://www.eda.org/ibis/quality_wip/checklist.html



Email Reflectors

- Send email with "subscribe" in the subject line
- ibis-users and ibis ibis-request@eda-stds.org
- SI-list

si-list-request@freelists.org

Technical documents at http://www.si-list.net

