

## Power Delivery System Design Automation

Authored by: Tao Xu

Presented by: Sam Chitwood

Sigrity, Inc.

A Proposal for Specification of System-Level Design Requirements

Asian IBIS Summit, Tokyo, Japan September 14, 2007

Originally presented at the Sept. 11 Summit in Beijing, China



- PDS affects I/O performance
- Technology trends
- Time domain analysis
  - SSN simulation with IBIS
- Frequency domain analysis
  - PDS impedance approach
- Recent PDS design automation
- Target Impedance in IBIS
- PDS Design Flow



### PDS Affects I/O Performance

Noise from bad PDS affects signal quality



Noise from bad
PDS affects
*timing*



PDS affects I/O performance Technology trends Time domain analysis SSN simulation with IBIS Frequency domain analysis PDS impedance approach Recent PDS design automation Target Impedance in IBIS PDS Design Flow

Why is PDS design more important today?

### **Technology Trends**



With process size shrinking, system voltages dropping, load currents rising, and clock rates increasing, good PDS design is now crucial to proper system performance.

- PDS affects I/O performance
- Technology trends
- Time domain analysis
  - SSN simulation with IBIS
- Frequency domain analysis
  - PDS impedance approach
- Recent PDS design automation
- Target Impedance in IBIS
- PDS Design Flow



### Time Domain Analysis SSN analysis with IBIS



IBIS provides an effective means to study how the PDS and signals interact

- Direct indication of Peak-to-Peak noise
- Produces signal waveforms with real power supply and return currents
- Relies on pattern assumptions, one simulation for one input vector
- Common methodology to validate final performance of system

PDS affects I/O performance Technology trends Time domain analysis Frequency domain is SSN simulation with IBIS efficient, but what Frequency domain analysis impedance to PDS impedance approach specify? Recent PDS design automation Target Impedance in IBIS PDS Design Flow

### Frequency Domain Analysis PDS impedance approach



- Higher PDS performance corresponds to lower input impedance seen from the component (chip) into the system.
- PDS impedance at the chip, looking into the package and board, can be simulated accurately with EDA tools, including the effects of: VRM, board, package, and decaps.
- PDS design success can be judged by comparison of actual impedance to a "target" impedance (*Z\_target*).





# Automated PDS Design Flow

- Performance and Cost Optimization
- Input for PDS design
  - Physical: stack-up, layout, decap library
  - Electrical: initial decap placement, Z\_target
- Analysis and Optimization tasks for PDS
  - Frequency domain, full-wave PDS analysis
  - Optimization of decap placement/selection

#### Results of automated EDA design flow

- Lowest manufacturing cost for specified system-level performance
- Highest performance for a given cost target
- Reduced design area
- Interactive cost-performance tradeoffs



### Case 1



- Nine component impedances control the optimization process
- Green curve is the user-specified Z\_target
  - Original design used as a reference

## **Optimum Performance vs. Cost**



- Cost reduced by half, while maintaining the required systemlevel performance
- Component-level performance details are shown

### Case 2

- Eleven component impedances control the optimization process
- No Z\_target was provided by component manufacturer
- Original design impedance used as the target
- Interactive cost-performance tradeoffs are examined



### **Capacitor Configurations**

			Optimum Design A		Optimum Design B		Original Design	
	Average Impedance	Cost(\$)	Cap ID	Qty	Cap ID	Qty	Cap ID	Qty
	Katio		1	1	1	1	1	32
Original Design	21.633	5.49	2	3	2	2	3	2
			3	5	3	2	7	30
Optimum	21.628	2.67	4	13	4	3	9	2
Design A			5	5	5	6	11	1
Optimum	21.270	3.32	6	45	6	47	23	3
Design B			20	4	10	3	20	14
			23	4	20	8	27	1
					23	4	28	8
			Cost: \$	2.67	Cost: <b>\$3.32</b>		Cost: <b>\$5.49</b>	

Interactive cost-performance tradeoffs quickly determine designs with both better performance and lower cost

### Case 3 - Time Domain Verification

- Frequency-domain optimization is performed first
- All devices driven simultaneously with Gaussian current pulses
- Time domain voltage noise performance provides an alternative means of verifying the frequency-domain impedance performance prediction



Where to get

Z\_target to

define PDS

design goals?

PDS affects I/O performance Technology trends Time domain analysis SSN simulation with IBIS Frequency domain analysis PDS impedance approach Recent PDS design automation Target Impedance in IBIS PDS Design Flow

### **Target Impedance**



- Z\_target from simple calculation
  - more detailed and accurate simulations are usually available
- Z\_target from reference design (chip manufacturer)
  - I/O cell design completed and can generate Z\_target requirements
  - Available EDA tools are able to extract Z\_target of reference and demo designs

Z\_target from previous successful designs (system manufacturer)

• Meet or beat actual PDS impedance of previous generation system



#### A win-win-win scenario:

- System designers require Z\_target to define PDS design goals.
- Chip manufacturer's existing component-specific PI knowledge can be leveraged in a standard manner.
- EDA vendors can provide support of Z\_target specification in IBIS to enable automated and successful PDS design.

- PDS affects I/O performance
- Technology trends
- Time domain analysis
  - SSN simulation with IBIS
- Frequency domain analysis
  - PDS impedance approach
- Recent PDS design automation
- Target Impedance in IBIS
- PDS Design Flow



### PDS Design Flow

#### Z\_target profile definition proposal

- Leverages existing knowledge of chip vendors
- Enables system design goals to be defined
- EDA vendors can quickly apply this information with PDS analysis and optimization tools
- Verification with IBIS in time domain is suggested, applying actual current profiles.





SIGR