IBIS-ATM Update: SerDes Modeling and IBIS

(Originally presented at the Sept 11th Summit in Beijing) Presented by: Todd Westerhoff, SiSoft twesterh@sisoft.com

> IBIS Summit Tokyo, Japan September 14, 2007



Typical SerDes Analysis Flow



Why Two Analysis Steps?

• Performance

800

၂၀ိုင္ပါ

000

- Communications analysis processes ~ 1,000,000 bits per minute
- SPICE-based analysis throughput is much less
- Leverage existing tools and techniques
 - Communications methods & algorithms established in other domains
 - Equalization and clock recovery well suited to algorithmic description
 - Modeling/analysis algorithms are suitable for commercial numerical computation tools

Network Characterization



- Uses circuit analysis techniques to determine network behavior under reference conditions
- Characterization can take multiple forms
 - Impulse / step / pulse response (time-domain)
 - Transfer function (frequency-domain)

Ö





- Uses circuit characterization data to predict link behavior
- Many methods exist fundamental concepts are similar, but implementation details vary
 - Commercial numerical computation tools
 - Collaboration efforts (StatEye)
 - In-house SerDes vendor solutions
 - Commercial systems-level analysis tools

8008

00

٥Õ٥

0°°°

000

Uο



SerDes Analysis

- Serial Links present new analysis requirements
 - Model SerDes TX/RX equalization
 - Model RX clock recovery behavior
 - Predict link behavior over >> 10⁷ bits
 - Predict link bit error rate
 - Protect SerDes vendor IP
- Serial Link analysis often combines analytical methods
 - Circuit analysis (network characterization)
 - Communications analysis (equalization, clock recovery modeling)
- Modeling standards are <u>essential</u>, there can be no interoperable models or analysis tools without them

IBIS-ATM SerDes Task Group

- Goal: SerDes Rx/TX model interoperability
 - Multiple EDA platforms
 - Multiple SerDes vendor models
 - Protect SerDes vendor IP
- IBIS-ATM committee participation
 - EDA: Agilent, Cadence, Mentor, SiSoft
 - Semiconductor: IBM, Intel, Micron, ST-Micro, TI, Xilinx
 - System: Cisco

8008

°ÕQÕ

၂၀ိုဒ္မာ

000

- Two part modeling standard
 - Characterization model: existing IBIS syntax models TX / RX analog characteristics
 - Algorithmic model: equalization, clock recovery, device optimization algorithms



IBIS-AMI Serial Link Analysis



IBIS-ATM Task Group

IBIS-ATM Algorithmic Models

- Communication models provided as [binary] code
 - Fast, efficient execution
 - Protects vendor IP

800

°ÕO

၂၀၀၇

õ

- Extensible modeling capability
- Allows models to be developed in multiple languages
- Standardized execution interface
 - Module loading mechanism & call signature
 - Data input/output formats
- Standardized model parameter interface
 - "Reserved parameters" interpreted by EDA platforms
 - Model-specific parameters can be exposed to and set by end-users

IBIS-ATM Algorithmic Models



VÕÕ

0

oUã Ō

U Q 0

Ool

0.

al

0 Ö

0

Ôŗ

ŝÕ

õ N Q 0

0

Ö

°Ŏ。Ŏ°

õUõõ ງຈ

000 00 SONO(

OV 0.

°õõõõ

0 8 8 0 8 0

°008

0

0.

Executable (DLL) Call Arguments

- Init (impulse response processing)
 - Bit time

NOON

οU

οU

0 0

00

ۣ ۉۯۉ

0₀₈₀

000

- Number of waveform samples per bit
- Number of crosstalk aggressors
- Channel impulse response(s)
- Model parameters and values
- Pointers to free memory, data return area
- Getwave (waveform processing)
 - Input waveform(s)
 - Pointers to data return area
 - Equalized waveform
 - Clock times
 - Optimized parameters



Model Parameters

Additional data passed between executable model & simulator:

- Model-specific parameters
 - Allow IP vendors to define data required for / provided by a specific model
 - Defined parameter declaration and usage format
 - Allows end-users to set and display model-specific data
- Reserved parameters
 - Predefined parameter list used by EDA tools to alter analysis flow
 - Allows models to tell EDA platform what data the model does/doesn't provide



IBIS-ATM Status

- Original proposal submitted by Cadence & IBM
 - Current version authored by Cadence, Mentor, SiSoft
- First draft of BIRD approved by IBIS-ATM task group for prototype model & EDA platform development
 - Prove interoperability & refine proposal before bringing back to IBIS Open Forum
- Subcommittee work, presentations & BIRD available on-line:
 - http://www.vhdl.org/pub/ibis/macromodel_wip/
- Public TX/RX models, modeling "toolkits" will be available



Next Steps

\checkmark	Preliminary approval by IBIS-ATM subcommittee
\checkmark	Complete BIRD documentation
\checkmark	Develop sample models & prototype EDA integration; demonstrate interoperability
Target:	Refine BIRD based on prototype experience
Sep 2007	
Target: Oct 2007	Bring to IBIS-ATM task group for final approval
	Bring BIRD to IBIS Open Forum for approval
	Incorporate BIRD into updated IBIS specification