

# Understanding and Using ICM Models

Meng, Yubao (yubao@cadence.com)  
Cadence Shanghai SPB R&D Center



Asian IBIS Summit,  
Beijing China,  
September 11, 2007

# Topics

- IBIS ICM Model Introduction
  - What's IBIS ICM Model
  - What can we do with ICM model
  - ICM model structure
- ICM model usage scenario
  - Black box model
  - Package model
  - Connector model
  - S-parameter support
  - ICM swath model support
- Summary

# IBIS ICM

- **IBIS Interconnect Modeling Specification**
  - ICM stands for InterConnect Modeling
- **The goal of the ICM**
  - Provide a better, \*more accurate\*, non-proprietary interconnect data exchange format
    - Faster & **accurate** simulations
    - Smaller file size
- **ICM history**
  - Final Draft 1.0 released publicly May 16, 2003
    - See IBIS web site under “Connector Info”
  - Version 1.1 “ICM” specification approved in July 2005




# What can we do with ICM model

- ICM supports models for Connectors, PCB traces and IC-Packages
  
- ICM can include
  - RLGC Matrices
  - Swaths
  - S-parameters

# Section of ICM

- Each section is made up of a Single Line Model (SLM) or Multiple Line Model (MLM)
- A matrix section is a set of tables of numerical values that represent the electrical relationships between all conductors of a given geometry



- S-parameter can be used in place of RLGC matrix

# Section: ICM core unit structure



```
/--[Begin ICM Section]
|
|--[Derivation Method]
|--[Resistance Matrix]
|   /--[Bandwidth]
|   |--[Frequency]
|   \--[Row]
|--[Inductance Matrix]
|   /--[Bandwidth]
|   |--[Frequency]
|   \--[Row]
|--[Conductance Matrix]
|   /--[Bandwidth]
|   |--[Frequency]
|   \--[Row]
|--[Capacitance Matrix]
|   /--[Bandwidth]
|   |--[Frequency]
|   \--[Row]
|--[ICM S-parameter]
|   File_name
|   Port_assignment
\--[End ICM Section]
```

- Sections are basic units and core structure of one ICM model


# ICM model usage scenario

- ICM models can be used during pre-layout and post-layout analysis
- Three cases are presented
  - Case1: In pre-layout simulation, ICM model is used as a Black box model in a topology
  - Case2: In post-layout simulation, ICM package model is assigned to a component IBIS model on the PCB
  - Case3: Connector model

# Example: ICM model of PCI express package




# Device model case (Black box model)



# Case 1: ICM acts as device model (Black box model)


- The package ICM model has been wrapped into one black box model, just like one connector



# Case 1: Simulation Results comparing (with/o ICM model)

sim1: (PCIE\_BASE U2 P5) PCIE\_BASE U2 P5 Pulse Typ Reflection

case0 - Wed Aug 08 15:10:10 2007




The pink line represents the simulation with ICM model

The black line represents the simulation without ICM model

PCIE\_BASE U1 R7\_PCIE\_BASE U1 R8\_diff      PCIE\_BASE U1 R7\_PCIE\_BASE U1 R8\_diff

# Package model case (associating with its corresponding IBIS model)



The screenshot shows the Model Integrity software interface with two windows open: pci\_package.icm and pci\_package.dml.

**pci\_package.icm**

```
[Begin Header]
[ICM Ver] 1.1
[File Rev] 1.0
[File Name] pci_package.icm
[Date] 10/4/2006
[Source] From SPICE model data at Corporation ....
[Notes] The following information corresponds to
and DMI interface for one chipset.
[Disclaimer] This ICM model is provided in connection
[Copyright] Copyright (C) 2006, .....
[Redistribution] No
[End Header]

*****

[Begin ICM Family] PK_DMI_PXP_Package
[Manufacturer] Corporation .....
[ICM Family Description] PK_DMI Wirebond Package for P

*****

[ICM Model List]
Name Mating Min_Slew_Time
-----
RLGC-short-TRL-short-pbar Mated 50ps

wirebond TRL via ball
[Die_side >-----< >---< >---< >-----< Ball_side
|
|platingbar

*****
[Units below assumed to be meters]

[Begin ICM Model] RLGC-short-TRL-short-pbar
```

**pci\_package.dml**

```
(pci_package.icm
(PackageModel
(RLGC-short-TRL-short-pbar
(PinNameToNumber
(RXP1 203)
(RXM1 204)
(TXP1 205)
(TXM1 206)
(RXP2 207)
(RXM2 208)
(TXP2 209)
(TXM2 210)
)
(CircuitModels
(BlockCircuits
(SignalCircuits
(203-210
(SubCircuitName RLGC-short-TRL-short-pbar)
(Terminals 203.in 204.in 205.in 206.in 207.in 208.in 209.in 210.in)
))
(SubCircuits"
.subckt RLGC-short-TRL-short-pbar 203.in 204.in 205.in 206.in 207.in 208.in 209.in 210.in
Xsection_Pk_DMIdt_pxp_wb_1250MHz_r1c_rev10.1 203
Xsection_Pk_DMIdt_pxp_wb_1250MHz_r1c_rev10.2 sec
Xsection_Pk_DMIdt_pxp_wb_1250MHz_r1c_rev10.3 sec
Xsection_Pk_DMIdt_pxp_wb_1250MHz_r1c_rev10.4 sec
Xsection_Pk_DMIdt_pxp_tl_1250MHz_rev10.1 41 42 43
Xsection_Pk_DMIdt_pxp_viaball_1250MHz_r1c_rev10.1
Xsection_Pk_DMIdt_pxp_viaball_1250MHz_r1c_rev10.2
Xsection_Pk_DMIdt_pxp_viaball_1250MHz_r1c_rev10.3
Xsection_Pk_DMIdt_pxp_viaball_1250MHz_r1c_rev10.4
Xsection_Pk_DMIdt_pxp_pbar-r1_1250MHz_rev10.1 61
Xsection_Pk_DMIdt_pxp_pbar-r1_1250MHz_rev10.2 63
Xsection_Pk_DMIdt_pxp_pbar-r1_1250MHz_rev10.3 65
Xsection_Pk_DMIdt_pxp_pbar-r1_1250MHz_rev10.4 67
.subckt Pk_DMIdt_pxp_wb_1250MHz_r1c_rev10 203.in
```

# Case 2: ICM acts as package model

The image shows a PCB layout with a grid of pins. Overlaid windows include:

- Signal Model Assignment:**

DevType	Value/Refdes	Signal Model	Source Library
+	CAPO_1U 0.1U	0_1u_cap	CurrentDesign
-	DOWNSTREAM	downstream	CurrentDesign
-	U2	downstream	CurrentDesign
+	PWR_CONN		
-	UPSTREAM	upstream	CurrentDesign
-	U1	upstream	CurrentDesign
- IBIS Device Model Editor:**

Model Name : upstream  
 Manufacturer : Telian  
 Package Model : RLGC-short-TRL-shc
- Signal Analysis Library Browser:**


Working: devices.dml  
 package\_pci.dml  
 devices.dml
- Model Browser:**

Show Models From: Selected Device Library  
 Model Type Filter: Any  
 Model Name Pattern: \*

ModelName	ModelType
1 RLGC-short-TRL-short-pbar	PackageModel

ing device library 'D:/PV\_content/ModellIntegrity/16\_X/IBIS\_submit/pcb/devices.dml'  
 ading SigNoise device libraries  
 ing device library 'D:/PV\_content/ModellIntegrity/16\_X/IBIS\_submit/pcb/devices.dml'  
 tion point

# Case 2: Simulation Results comparing (with/o ICM model)



# S-parameter support

The screenshot displays the Model Integrity software interface with three open files: test.icm, package.dml, and black\_box.dml. The test.icm file shows an ICM section for a connector with 10 ports, including port assignments and a reference to a test.s8p file. The package.dml file defines a single-line-connector model with 10 terminals and sub-circuit references. The black\_box.dml file provides a detailed model for the single-line-connector, including manufacturer information, version, date, and a table of port indices.

```
5 out5 signal5

[End ICM Family]
*****
[Begin ICM Section] connector
[Derivation Method] Lumped
[ICM S-parameter]
File_name test.s8p *in fact, the file name is test.s8p
Port assignment
*Port Node
1 in2
2 out1
3 out4
4 out3
5 in4
6 out5
7 in1
8 in5
9 out2
10 in3
[End ICM Section]
*****
*
[End]


*****Modified by Cadence Design Systems
|[ibis2signoise]
| VERSION= v16-1-39A
| INPUT= D:\PU_content\ModelIntegrity\test.icm
| EXECUTED_AT= Thu August 9 10:03:11 2007
| FILE_MOD_TIME= Thu Aug 09 10:00:33 2007
| OUTPUT= D:\PU_content\ModelIntegrity\test.icm
| OPTIONS= -icm -u

|[icmchk.exe v16-1-39A]
| EXECUTED AT= Thu August 9 10:00:33 2007

(test.icm
(PackageModel1
(single-line-connector
(PinNameToNumber
(1 1)
(2 2)
(3 3)
(4 4)
(5 5)
)
(CircuitModels
(BlockCircuits
(SignalCircuits
(1-10
(SubCircuitName single-line-connector
(Terminals 1.in 2.in 3.in 4.in 5.in
)))
(SubCircuits"
.subckt single-line-connector 1.in
Xsection_connector.1 1.in 2.in 3.in
)
.subckt connector 1.in 2.in 3.in 4.in
SSection_connector 2.in 1.out 4.out
DATAPOINTS SPARAM
R=50.000000 * IF R is missing the
* The allowed data units are [HZ,KHZ,MHZ,
DATAUNIT=HZ * IF DATAUNIT is missing
* Note that the R and DATAUNIT statements
* Each data point is in the real-imaginary
* !***** S-Parameters of a 10 port
* !
* ! PORT INDEX NO. ----> F
* ! 1 ----> F
* ! 2 ----> F
* ! 3 ----> F
* ! 4 ----> F
* ! 5 ----> L
* ! 6 ----> L
* ! 7 ----> L
* ! 8 ----> L


(PackageDevice
(PackagedDevice
(single-line-connector
(Manufacturer "Cadence HST
(ModelVersion "5.0")
(ModelDate "Seb/05/2006")
(ModelSource "Constructed
(Notes "Shanghai HSTC Team
if you have any questions, please
[ICM Ver] 1.0
[Copyright] Copyri
[Redistribution] S
[Redistribution Te
)
(Disclaimer "This ICM mode
No license, express or implied,
otherwise, to any intellectual
by this document.")
(ESpice ".subckt single-li
Xsection_connector.1 plug.
.subckt connector 1.in 2.in
SSection_connector 2.in 1.
DATAPOINTS SPARAM
R=50.000000 * IF R is miss
* The allowed data units are [HZ
DATAUNIT=HZ * IF DATAUNIT
* Note that the R and DATAUNIT s
* Each data point is in the real
* !***** S-Parameters of a 10 port
* !
* ! PORT INDEX NO
* ! 1
* ! 2
* ! 3
* ! 4
* ! 5
* ! 6
* ! 7
* ! 8
```

# ICM Swath model support



- Swath model

- Is a method of using a small matrix section to define a much larger and variable size section of a connector
- This facilitates faster simulation, smaller file size, and makes the creation of a family of connectors much easier



## Full Interconnect

# Case 3: Connector model assign

The screenshot displays the Allegro PCB SI GXL interface. The main workspace shows two PCB layouts, PCB1 and PCB2, with various components and traces. Two windows are open in the foreground:

- Signal Model Assignment:** This window has tabs for Devices, BondWires, RefDesPins, and Connectors. The Connectors tab is selected. It shows a tree view of device libraries (CON5X5, J1, J2, PGA68) and a table of connector models. The table has columns for DevType, Value/Refdes, Connector Model, and Source Library. The Connector Model column shows 'Connectorsample Connector\_test.dml' for all entries. Below the table, the Connector Model dropdown is set to 'Connectorsample'.
- Model Browser:** This window shows the search criteria for the connector model. The Show Models From dropdown is set to 'All Device Libraries'. The Model Type Filter dropdown is set to 'Connector'. The Model Name Pattern is set to '\*'. The results table shows one entry: ModelName '1 Connectorsample' and ModelType 'Connector'.



# Summary

- **ICM models offer open, non-proprietary way for vendors to provide interconnect models to their customers**
- **ICM models can be accurate for simulation at higher frequencies**



Thanks!

**cā dence™**

