## Serial Link Analysis and PLL Model

September 11, 2007 Asian IBIS Summit, Beijing China

Huang Chunxing huangchunxing@huawei.com

www.huawei.com



HUAWEI TECHNOLOGIES Co., Ltd.

## Agenda

#### **High-speed serial link simulation**

- Current simulation method overview
- Simulation with AMI model
- PLL model
  - Jitter introduced by PLL
  - Jitter simulation with PLL model

## **High-speed Serial Link Simulation**

#### Simulation purpose:

✓ Evaluating bit error rate performance of high-speed serial link.

✓ Checking whether the bit error rate of link could meet the specification of standard or requirements of product.

> More factors considered in simulation, more accurate the simulation is.

- Due to problems of model availability, simulation technology ability and limited analysis time, it's difficult, if not impossible, for SI engineers to consider all factors in system simulation.
- Serial link simulation technologies lag behind serial link development.
   SI engineers are struggling with models in hand to get reliable results.



#### **Current Simulation Method Overview**

Simulation with encrypted model is mostly used method.
 Dark block is normally not supported by current simulation method.





#### **Simulation Example**

- Current simulation method with encrypted model is extremely difficult to modulate jitter on serial data or statistically post-process waveform.
- Encrypted model simulation is a time-consuming work.

Here is a very simple sample netlist for 2.5Gbps high-speed serial data. 40 minute simulation time to get only 132 bit results!

xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx		xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
*       PWR0       PWR1       PWR2       TERM_75_IN       UBGAP       UDD       USS       AUTT       2D1         +       DRUIUDD       DRUIUDD       DRUIGND       DRUIGND       DRUIGND       DRUIUDD       DRUIUTT       ZDI1       ULF4S8ADU1TX         Add       Jitter?       ************************************	Add Jitter?	<pre>************************************</pre>
<pre>* Channel Model, simple RLGC model used here ***********************************</pre>		* PWR0 PWR1 PWR2 TERM_75_IN UBGAP UDD USS AUTT ZDI + DRU1VDD DRU1VDD DRU1VDD DRU1GND DRUBG DRU1VDD DRU1GND DRU1UTT ZDI1 ULF4S8ADU1TX
xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx		* Channel Model, simple RLGC model used here ***********************************
rterm1 drv1inp1 DRV1UTT 50 rterm2 drv1inn1 DRV1UTT 50 .TRAN 35ps 52.8ns Table 37. System Jitter Numbers for 2.125 Gbps Operation (Worst Case) <u>Core Function</u> <u>Deterministic Jitter</u> Random Jitter <u>D ps, pp</u> <u>RJ (1.5gma ps, rms</u> <u>ps, p.p (dt specified Ele)</u> <u>Transmitter Jitter Cutopr</u> <u>RJ (1.5gma ps, rms</u> <u>ps, p.p (dt specified Ele)</u> ) <u>Transmitter Jitter Cutopr</u> <u>RJ (1.5gma ps, rms</u> <u>ps, p.p (dt specified Ele)</u> ) <u>Receiver Jitter Tolerance</u> <u>J s50</u>		/ ************************************
. TRAN 35ps 52.8ns         Table 37. System Jitter Numbers for 2.125 Gbps Operation (Worst Case)         Core Function       Deterministic Jitter         Di ps, p-p       Random Jiter (1E-12)         Transmitter Jitter Gulppt       Rotorie (16-10)         Transmitter Jitter Gulppt       Rotorie (16-10)         Receiver Jitter Tolerance       .         State       350		rterm1 drv1inp1 DRV1VTT 50 rterm2 drv1inn1 DRV1VTT 50
total cpu time       2479.65 seconds         total cpu time       2479.65 seconds         Transmitter Utter Cutopit       Did ps, p-p       Random Jitter       Total Jitter (1E-12)       job started at       15:22:37       07/20/2007         Transmitter Utter Cutopit       Påramete 33       104       job ended at       16:04:03       07/20/2007         Receiver Jitter Tolerance       350       120       100       1	Table 27. Suctom li	TRAN 35ps 52.8ns
Transmitter Juter Cutour Receiver Intermodifier Colorance 350	Core Function	Deterministic Jitter Random Jitter Total Jitter (1E-12) DJ ps, p-p RJ (1-Sigma) ps, rms ps, p-p (at specified BER)
Receiver Jitter Tolerance	Transmitter Jitter Gut Receiver Internet Jitter	tter Pårameters 104 100 job ended at 15:22:37 07/20/2007
	Receiver Jitter Toleran	ice



#### **IBIS AMI Model**

IBIS-ATM is working at improving simulation technique and proposing Algorithmic Modeling API (AMI) in IBIS.

- Mainly focus on emphasis, equalization and CDR modeling problems.
- LTI model and Non-LTI model



Picture reference from "SerDes Modeling and IBIS" at DAC\_2007\_IBIS\_Summit



#### **Simulation with AMI Model**

Some welcoming features of IBIS-AMI :

- 1) Non-linear component Components, like DFE and CDR could be included in simulation
- 2) Jitter parameters defined in AMI model, permitting jitter simulation with AMI model.
- 3) Rx\_Receiver\_Sensitivity parameter defined in AMI, slicer performance is also included in simulation.
- 4) Simulation with AMI model will be much faster than simulation with encrypted model. Global equalization optimization becomes possible.
- 5) In theory, AMI can do the job of modeling new emerging algorithm.
- IBIS AMI model makes a giant step on improving serial link simulation techniques.
- AMI model still needs time to prove itself a successful solution.





## Agenda

**High-speed serial link simulation** 

- Current simulation method overview
- Simulation with AMI model

#### PLL model

- Jitter introduced by PLL
- Jitter simulation with PLL model

## **Jitter Parameters in AMI model**

#### Jitter parameters in AMI model

1)Tx\_Jitter Tx\_Jitter Info Float Gaussian <mean> <sigma> Tx\_Jitter Info Float Dual-Dirac <mean> <mean> <sigma> Tx\_Jitter Info Float DjRj <minDj> <maxDj> <sigma> Tx\_Jitter Info Float Table <time> <probability> <data> <data> EndTable 2)TX\_DCD Tx\_DCD Info Float Range <type> <min> <max> 3)Rx\_Clock\_PDF Rx\_Clock\_PDF Info Float Gaussian <mean> <sigma> Rx\_Clock\_PDF Info Float Dual-Dirac <mean> <sigma> Rx\_Clock\_PDF Info Float DjRj <minDj> <maxDj> <sigma> Rx\_Clock\_PDF Info Float DjRj <minDj> <maxDj> <sigma> Rx\_Clock\_PDF Info Float Table <time> <probability> <data> <data> EndTable

#### Quoted from "AMI\_BIRD\_DRAFT\_1.0"

Jitter parameter of TX and RX may be not enough for analysis.

- It covers single value DJ, dual-dirac DJ, uniform DJ and user-defined PDF data;
- These jitter parameters are used to describe jitters at transmitter and at receiver;



#### **Shortage of Jitter Parameter Alone**

Jitter parameters alone are not enough for serial link analysis

- Jitter parameters in AMI model are mostly measured on evaluation board by chip vendors;
- Omitting differences between evaluation board and product board;
- Jitter is a matter sensitive to environment noise;
- Simulation should carefully consider the jitter introduced by PLL from environment noise;
- > Via PLL, environment noise generates a lot of jitter in serial link
  - 1) Phase noise of reference clock;
  - 2) Power noise at PLL power pins;
- Especially, power noise is an important contributor to worsen link BER;



#### **Environment Noise Difference**

- Working environment of card board is much different from that of evaluation board;
- Power noise is depending on the system design;
- Power on evaluation board is much more clean than that on card board;
- Clock chain on card board may be different from that on evaluation board;



Evaluation board



Card board



### **Jitter Introduced from PLL**

At Transmitter Phase noise of reference clock introduces jitter of trigger clock. Power noise transfers into output jitter of trigger clock.

At Receiver

Phase noise of reference clock introduces jitter of sampling clock. Power noise transfers into output jitter of sampling clock.





## **PLL Noise Model**

- High-speed serial link contains PLL/DLL at both transmitter and receiver.
- > PLL is a phase synchronous system, which is mainly composed of
  - 1) Phase Detector
  - 2) Low Pass Filter

3) VCO



PLL model should include two relations:

- Jitter Transfer Function: relation between input clock jitter and output clock jitter;
- Jitter Sensitivity: relation between power noise and output clock jitter;



## **Jitter Simulation of PLL Model**

PLL model analysis is based on the following assumptions:

- Each noise are statistically independent;
- Jitter introduced by all noises could be expressed as sum of each noise impacting jitter;
- > Amplitude of noise and interference is within the linear working area of loop;
- Jitter transfer in PLL behaves like LTI system

Jitter from two noises could be estimated by convolution equation

$$y(t) = \int_{-\infty}^{\infty} x(\tau) h(t-\tau) d\tau$$

Here h(t) could be jitter transfer function and could be jitter sensitivity of power supply



### **Steps of PLL Jitter Analysis**

Jitter simulation of PLL model is composed of

- 1) Getting Jitter Sensitivity and Jitter Transfer relation of PLL;
- 2) Estimating power noise on board;
- 3) Simulating Reference Clock Jitter;
- 4) Calculating Jitter introduced from PLL;

#### **1. Getting Jitter Transfer and Jitter Sensitivity**

Modulating jitter at input clock and measuring jitter at output data to get jitter transfer function;

Injecting noise at power and measuring jitter at output data to get jitter sensitivity relation;

➢It's more easy to measure jitter transfer and jitter sensitivity at TX side.

≻At RX, depending on loopback mode, different methods are used to measure the relation.



HUAWEI TECHNOLOGIES Co., Ltd.



#### **Jitter Transfer and Jitter Sensitivity Example**

- > A PLL characteristics derived by measurement;
- > Left picture is showing the jitter transfer relation;
- > Right picture is showing the jitter sensitivity relation;





## **2. Power Noise Simulation Method**

How to get power noise at PLL

- PI analysis method could be borrowed here to analyze power noise at PLL power pin;
- PI analysis method should have the ability to predict and analyze the power noise at desired points on PCB board.

PI analysis flow in Huawei has three steps:

- Getting PI component models including capacitor, inductor, VRM, IC noise current and P/G plane;
- Getting impedance of PDS with PI component models;
- Predicting voltage noise magnitude of PDS in time domain.



#### **Power Noise Analysis Example**

>3.3V power example:



#### ≻Models in frequency domain:



Original

The noise current model of u55

The noise current model of u54

The noise current model of VRM

The impedance model of VRM

#### Impedance simulation of PDS **Optimal** 0.0 origianl scheme 0.03 optimal scheme 0.025 0.02 0.01 0.015 0.01 0 0.005 -0.01 0 -n na 0.005 -0.01 -0.03 0.2 0.3 0.5 **D** 1 0.4 0.6 -0.015 < 10<sup>-4</sup> -0.02

HUAWEI TECHNOLOGIES Co., Ltd.

-0.025 L



#### **3. Simulating Reference Clock Jitter**

- Supposing that jitter transfer function and power noise sensitivity function of each component on clock chain are known;
- Jitter transfer function and jitter sensitivity of power supply of clock chain component could be derived by measurement;
- Power noise of VCC can be obtained from PI analysis;
- Similar analysis method with PLL jitter analysis, jitter could be calculated node by node;





## 4. Calculating Jitter Introduced from PLL

- Convolution Equation could be transformed into frequency domain;
- When jitter transfer function is known, jitter introduced from input clock could be calculated;
  - Jitter(f) = transfer\_function(f)\*jitter\_clock\_in(f)
- When jitter sensitivity profile is known, jitter introduced from power noise could be calculated;

Jitter(f) = jitter\_sensitivity(f)\* power\_noise(f)

- Jitter transfer and jitter sensitivity may not contain phase information. The jitter result could be handled as PDF.
- 1) PCIE has used similar method to simulate and analyze the clock jitter transfer on serial link.
- Rambus Ralf Schmitt gave the analysis of supply noise induced jitter in his designcon 2007 papper.



#### **Next Step**

- Try the whole analysis method step by step and find some flaws inside it.
- Improving current measurement method to measure jitter transfer function and jitter sensitivity at RX side;
- Correlating the simulated results and measured results;

#### Summary of PLL model

- An initial idea about how to analyze PLL effects presented here, including power noise and clock jitter transfer;
- PLL model should at least include jitter sensitivity of power noise and jitter transfer function;
- Jitter relationship in PLL may be expressed as function of LTI system or subsection linear system;
- PI analysis method is used to estimate power noise;
- Jitter analysis method is used to predict jitter on clock chain;

# It is never too early for us to consider the PLL model problem in AMI model

