WELCOME FROM MICHAEL MIRMAK, INTEL CORPORATION

On behalf of the I/O Buffer Information Specification (IBIS) Open Forum, I would like to welcome our presenters and guests to our third annual IBIS Summit in China.

We continue to appreciate the growth of the IBIS events in China and are pleased at the advanced technical materials presented and discussed. We are especially grateful to our sponsors Huawei Technologies, Agilent Technologies, Ansoft Corporation, Cadence Design Systems, Intel Corporation, Mentor Graphics Corporation, Signal Integrity Software (SiSoft), Sigrity, Synopsys and ZTE Corporation.

Our thanks to you for participating and best wishes for a successful summit.

Sincerely,

Michael Mirmak Chair, EIA IBIS Open Forum

我代表缓冲器信息标准化(IBIS)论坛,欢迎你,主持人和来宾,参加我们的第三届研讨会议在中国召开.

我们很高兴的看到 IBIS 在中国的继续成长,并很高兴能在这里就各项先进技术进行再次进行介绍和讨论.我们也特别感谢我们的赞助商华为技术有限公司,安捷伦技术公司,Ansoft 公司,Cadence 设计系统公司,英特尔公司,Mentor Graphics 公司,信号完整性软件公司(Sisoft),Sigrity,Synopsys 公司和中兴通讯为此会议做出的贡献。

再次感谢您,也预祝会议的圆满成功。

迈克尔 莫马克 马梦宽 IBIS 委员会主席

WELCOME FROM JIANG, XIANGZHONG, HUAWEI TECHNOLOGIES

Since the year of 2005, IBIS Group has achieved its original target, that is to enhance the communication of high speed design and modeling technology within China by holding its annual meeting here. And by now its annual meeting has become our most influential domestic trade meeting. It is certain that the meeting this time will be another successful meeting held by IBIS in China.

XiangZhong Jiang Huawei Technologies

2005年以来, IBIS 组织在中国一年一度的会议达到了最初在中国促进高速电路 设计和模型技术交流的目的,并成为中国国内有影响力的行业会议。毫无疑问,本 次大会将是 IBIS 在中国的又一次成功的盛会。

姜向中 华为公司



Shenzhen 2005



Shanghai 2006

AGENDA AND ORDER OF THE PRESENTATIONS

(The actual agenda might be modified)

	IBIS SUMMIT MEETING AGENDA
8:15	REFRESHMENTS & SIGN IN - Vendor Tables Open
9:00	 Welcome and Keynote Comments Jiang, XiangZhong (Huawei Technologies, China) Mirmak, Michael (Chair., EIA IBIS Open Forum, Intel Corporation, USA) Invited Chinese Representative Remarks
9:30	Wang Algebra and Interconnects
9:50	IBIS-ATM Update: SerDes Modeling in IBIS 13 Westerhoff, Todd (Signal Integrity Software (SiSoft), USA)
10:15	BREAK (Refreshments)
10:30	Serial Link Analysis and PLL Model
11:00	A Review of Existing Multi-Gbps Serial Channel 32 Analysis Methods and the Evolution of the Proposed ATM Algorithmic Modeling Standard Dodd, Ian*, Ward, Richard** and Gupta, Sanjeev* (*Agilent Technologies, USA and **Texas Instruments, USA)
11:30	An Overview of High-Speed Serial Bus Validation 41 Techniques Muranyi, Arpad and Dmitriev-Zdorov, Vladimir Mentor Graphics Corporation, USA)
12:00	FREE BUFFET LUNCH (Hosted by Sponsors) - Vendor Tables

- Press Luncheon for IBIS Officers and Sponsors

AGENDA AND ORDER OF THE PRESENTATIONS (Continued)

13:30	Modeling and Simulation for Multi-Gigabit
14:00	Power Deliver System Design Automation 68 Xu, Tao (Sigrity, China)
14:30	IBIS 4.2/AMS for DDR2 Timing Analysis
15:00	Validation for IBIS Models91Wang, Lance*, Zhang, XinJun**, and Yan, Benny**(IO Methodology, *USA, **China)
15:25	IBIS Algorithm Including Reactive Loads
15:40	BREAK (Refreshments)
15:55	Understanding and Using ICM Models 108 Meng, YuBao (Cadence Design Systems, China)
16:25	Using S-Parameters for High Performance Simulation 118 Li, BaoLong (Ansoft, China)
16:55	Issues Combining Buffer and Interconnect Model 133 Mirmak, Michael (Intel Corporation, USA)
17:15	SerDes Modeling: IBIS-AMI Evaluation Toolkit 141 Westerhoff, Todd (Signal Integrity Software (SiSoft), USA)
17:20	IBIS AMI Model Developers Toolbox
17:25	Concluding Items
17:30	END OF IBIS SUMMIT MEETING - Final Vendor Tables and Teardown





Wang Algebra

"K. T. Wang managed an electrical power plant in China, and in his spare time sought simple rules for solving the network equations. Wang's rules were published in the reference indicated below [5]. Wang could not write in English so his paper was actually written by his son, then a college student. Raoul Bott and I recognized that Wang's rules actually define an algebra. We restated the rules as three postulates for an algebra:

xy = yx, x + x = 0, xx = 0."

R.J. Duffin, "Some Problems of Mathematics and Science," Bulletin of the American Mathematical Society, Nov. 1974, p. 1060, web link: http://www.ams.org/bull/1974-80-06/S0002-9904-1974-13610-4/S0002-9904-1974-13610-4.pdf

("[5]" is the K.T. Wang reference on slide 2) Page 3 © 2007 Teraspeed Consulting Group LLC









Page 7 of 148













Page 10 of 148





Page 11 of 148









Page 13 of 148













Page 16 of 148





Page 17 of 148







\checkmark	Preliminary approval by IBIS-ATM subcommittee
\checkmark	Complete BIRD documentation
\checkmark	Develop sample models & prototype EDA integration; demonstrate interoperability
Target: Sep 2007	Refine BIRD based on prototype experience
Target: Oct 2007	Bring to IBIS-ATM task group for final approval
	Bring BIRD to IBIS Open Forum for approva
	Incorporate BIRD into updated IBIS specification



































- > A PLL characteristics derived by measurement;
- > Left picture is showing the jitter transfer relation;
- > Right picture is showing the jitter sensitivity relation;

















Introduction				
The IBIS Advanced Technology Modeling (ATM) commit a flexible approach to system level modeling of multi-Gb	ttee has a proposal for ops channels			
The principal target for this modeling technology is the PCB system de	esigner			
Other standards bodies such as the IEEE and INCITS have undertaken major efforts to define standards for multi-Gbps channels				
This includes standardized modeling for these channels, principally ta	rgeted at the IC designer			
This paper contrasts the modeling approaches and shows how the IBIS ATM proposal promises to solve problems not addressed by previous solutions				
It also suggests how some of the features of previous approaches coul IBIS ATM proposal at future date.	ld be incorporated into the			
IBIS Open Forum, Beijing, China 11th September 2007	Agilent Technologies Page 2			



Distribution of multi-Gbps models from the IC vendor to the PCB systems implementer

In creating models, the IC vendor wishes to satisfy customers while:
Protect their intellectual property
Delivery accurate, easy to use models that require a minimum of support
Minimize the incremental cost in providing externally distributed models
The PCB System Implementer has additional preferences:
Compatibility of models between IC vendors and support from multiple SI analysis tools
Simulation speeds that allow full coverage of a design including corner case analysis
This presents new model creation challenges for the IC vendor
Historically many IC vendors internally utilized SPICE to design their general purpose buffers
IBIS was the preferred format for model distribution, frequently created from the IC vendors internal SPICE models using SPICE to IBIS utilities
Some IC vendors preferred to delivered encrypted versions of their internal SPICE models.
Today IC vendors are internally using a mixture of SPICE, RTL and system level tools to design multi-Gbps buffers and the channel control logic

TEXAS INSTRUMENTS

🔆 Agilent Technologies 💡 Pa

IBIS Open Forum, Beijing, China 11th September 2007







Circuit and system level co-simulation

Introduction

Presently favored by IC vendors for internal use Explicitly implemented as co-simulation between a circuit level and system level simulator Implicitly implemented as structural and behavioral modules in a AMS/SPICE simulation The number of nodes in the circuit simulation generally governs simulation performance · For best results use IBIS or behavioral models for the analog portion of buffers It is critical to choose a tool with fast and accurate S-parameter simulation **Major Benefits** Can use the primary models used to design the silicon Can include channel protocol logic e.g. training patterns in original design language e.g. RTL Supports non-linear drivers and loads with complex random jitter sources **Disadvantages** No standard interface between the models and the simulator • Can an extension to the IBIS ATM proposal be used to solve this issue? Waiting for IEEE standardized HDL encryption Agilent Technologies × TEXAS Page 8 IBIS Open Forum, Beijing, China 11th September 2007



















































































































































Asian IBIS Summit 2007, Beijing China























0	utline		
>	New technologies have brought challeng	ges to IBIS model	
\succ	DDR2 timing analysis		
	• The read cycle timing analysis		
	The write cycle timing analysis		
A	IBIS4.2 model meets the challenges		
HU	AWEI TECHNOLOGIES Co., Ltd.	Page 2	

ODT (On Die Termination);	
OCD (Off-chip Driver).	
llenges of DDR2 modeling:	
How to model the ODT circuit;	
How to use the slew rate table.	
setup and holdup time are varying with the slope of the signal in	1
<u></u> {2.	
	Ilenges of DDR2 modeling: How to model the ODT circuit; How to use the slew rate table. setup and holdup time are varying with the slope of the signal in R2.



















	Timing Parameter	Time (p s)	Time (ps)	Time(ps)
	T _{cx}	3000		
	T_{DCD}	150		
	T _{DATA_OUT}	1350		
Controller Timing Parameters	$T_{\it Package_skew}$	30	30	30
	Tjitter	50	50	50
	Tclock _skew_max	50	50	50
-	Tclock _out _ phase	140	140	140
DDR 2 Memory Parameters	Tsetup	200	200	
	Tholdup	238		238
Waveform Distortion	Tsd	229		229
	Total uncertainties		470	737
Timing Margin	Timing margin		143	

Drawbacks

Inefficient

The method of DDR2 timing analysis above is a time-consuming and manual procedure. Simulations are run on each net to generate eye diagrams, through which signal integrity and timing characteristics of an individual net can be evaluated.

Sometimes meaningless

The simulation is meaningless, when the margin is negative.

The DDR2 timing analysis is made under absolute worst-case conditions. Owing to the worst-case prediction of all parameters applied to a single net, the margin analysis method described above may predict a failure when in fact the actual design is sound.

HUAWEI TECHNOLOGIES Co., Ltd.













			Electri	cal result	s			
	Receiver		I					
Time Pin(s) Net(s)			10.000	Violations/Err	ors	DOC- Minin	Duly - Mc dis 1	
U.UU3 ns	MDUSU and M	OSD and MDOSO# Violation DO		JS Failed to Meet IDUSx Minimum Pulse Width Limit				
0.003 hs	MDOS1 and M	OS1 and MDOS1# Violation - DC		JS Exceeded VIAA	wing at Different	iai crossing		
41.04 ns	MDQS0 and M	SI and MDQS0# Violation - DC		OS Non-Monotonic				
58,407 ns	U1 G1	MDQ11		Setun Violation DQS Non-Monotonic		in progress duri	na DQS event	
58.407 ns	U1 E3	MDQ1		Setup Violation DQ transistion in progress during DQS event		na DQS event		
			timing	g results				
Refdes	/net l	Event Time	Type	Results	Expected	Measured	Margin	
U1 T3 N	MA5	30.579 ns	Setup	PASS	0.146751 ns	1.071 ns	0.924249 ns	
U1 N3 I	MWE	78.579 ns	Setup	PASS	0.160759 ns	1.113 ns	0.952241 ns	
U1 T8 M	U1 T8 MA4 72.		Setup	PASS	0.145127 ns	0.402 ns	0.256873 ns	
U1 R2 I	U1 R2 MA10 15.5		Setup	PASS	0.156969 ns	0.423 ns	0.266031 ns	
U1 P7 I	U1 P7 MCAS 95.4		Hold	PASS	0.266398 ns	0.276 ns	0.009602 ns	
U1 P7 I	U1 P7 MCAS 21.9		Hold	PASS	0.249038 ns	0.282 ns	0.032962 ns	
U1 P1 I	MBA2	15.579 ns	Setup	PASS	0.139647 ns	0.417 ns	0.277353 ns	
U1 U2 I	U1 U2 MA7 15.5		Setup	PASS	0.119884 ns	0.399 ns	0.279116 ns	
		We	arnings/	Errors res	ults			
RefDes/Net Warning/Error								
U1 T3 MA5 Warning - R			Runt Pulse at time: 71688					
U1 R2 MA10 Warning - F			Runt Pulse at time: 71730					
U1 G3 MDQ15 Warning - E			Excessive Hold Slope at time: 72480					
U1 E1 MDQ14 Warning - E			Excessive Hold Slope at time: 72495					
U1 E9	MDQ8	3 Wam	ing – F	Runt Pulse at time: 112983				
U1 F2 MDQ10 Warning -			ing – F	Runt Pulse at time: 113013				
U1 J9 MDQ1 Warning			ing – E	Excessive Setup Slope at time: 125673				
U1 K2 MDQ7 Warning - E			Excessiv	e Setup Slo	ope at time	e: 126852		





















































Xuefeng Chen <u>xfchen@synopsys.com</u> Asian IBIS Summit Beijing, China September 11, 2007





Page 102 of 148













Page 105 of 148
























Page 111 of 148





Page 112 of 148





Page 113 of 148





Page 114 of 148















Page 118 of 148





Page 119 of 148





Page 120 of 148





Page 121 of 148



SI Investigation ---Signal Net IOA8 Cross Split Power Plane: Reference Changed





Page 122 of 148





Page 123 of 148





Page 124 of 148





Page 125 of 148





Page 126 of 148





Page 127 of 148





Page 128 of 148





Page 129 of 148





Ensuring accuracy across simulation domains

State Space

- Pole-residue fit to frequency-domain data
- Only stable poles used: causal
- Very efficient transient simulation
 - Simple first-order differential equation
- Passivity not guaranteed
 - But can be enforced for moderate-sized problems

HIGH-PERFORMANCE EDA



Page 131 of 148





Page 132 of 148

Issues Combining Buffer and Interconnect Model Formats

Michael Mirmak Intel Corporation Chair, EIA IBIS Open Forum michael.mirmak@intel.com

> IBIS Summit Beijing, China September 11, 2007

马梦宽 ^{英特尔公司} IBIS 委员会主席

 亚洲 IBIS 技术研讨会 中国北京
2007 年 9 月 11 日

Legal Disclaimer THIS DOCUMENT AND RELATED MATERIALS AND INFORMATION ARE PROVIDED "AS IS" WITH NO WARRANTIES, EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO ANY IMPLIED WARRANTY OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, NON-INFRINGEMENT OF INTELLECTUAL PROPERTY RIGHTS, OR ANY WARRANTY OTHERWISE ARISING OUT OF ANY PROPOSAL SPECIFICATION, OR SAMPLE. INTEL ASSUMES NO RESPONSIBILITY FOR ANY ERRORS CONTAINED IN THIS DOCUMENT AND HAS NO LIABILITIES OR OBLIGATIONS FOR ANY DAMAGES ARISING FROM OR IN CONNECTION WITH THE USE OF THIS DOCUMENT. Performance tests and ratings are measured using specific computer systems and/or components and reflect the approximate performance as measured by those tests. Any difference in system hardware or software design or configuration may affect actual performance. Intel may make changes to specifications, product descriptions, dates and plans at any time, without notice. Copyright © 2007, Intel Corporation. All rights reserved.









Buffer Models

- "Traditional" table-based IBIS 3.2/4.0 has some advantages
 - Standard and enjoys widespread support
 - Fast (behavioral) and protects IP
 - Supports integration with layout (pin and signal information)
 - Free syntax checking (IBIS Golden Parser)
 - Reasonably simple to learn
- Format has increasing issues



- Best for single-ended, time-domain design
- Frequency-domain support is weak (e.g., C_comp as buffer capacitance)
- Also weak for SerDes: equalization, frequency-dependence, jitter

*Other names and brands may be claimed as the property of others















Model Type	Buffer	Interconnect (Board, Package, etc.)	``System Assembly″
Behavioral SPICE	Which SPICE? Frequency-dependent interconnect? Features compatible across several tools?		
Traditional IBIS	Weak C_comp, no core-side information	No distributed, frequency- dependent interconnect	not intended
IBIS 4.2 + Berkeley SPICE	-	No distributed, frequency- dependent interconnect	not intended
IBIS 4.2 + *-AMS	-	Need custom transmission line libraries	not intended
ICM 1.1	not intended	-	No active models, limited series components
Verilog-A	-	Need custom transmission line libraries	-











Page 142 of 148





Page 143 of 148






What's in it Sample Model Rx • • Use sample model and - Source code tester program to - Executable on Linux understand the details - Model params file of the IBIS AMI API Tester Program Create your own ٠ algorithmic models - Executable on Linux using starter model - Tester config file templates ٠ Starter model templates • Use the tester program to test the model Documentation ٠

cādence











 Many presentations on Algorithmic Modeling starting from June 2006 can be found at:

http://www.vhdl.org/pub/ibis/macromodel_wip/archive-date.html

- Updates on the AMI work can also be found in ATM subcommittee updates provided at DAC 2007 and DesignCon 2007 IBIS Summits
 - Presentations can be accessed from this page: <u>http://www.vhdl.org/pub/ibis/summits/</u>
- To reach the IBIS-ATM group on this topic, you can send email to: ibis-ami-toolkit@freelists.org

cādence

