

# **Correlation study for DDR style terminations with IBIS models**

Arpad Muranyi

arpad.muranyi@intel.com

# **Signal Integrity Engineering**

September 13, 2001 (updated February 13, 2003)



http://www-fmec.fm.intel.com/sie





- This study was done to find out what the response of IBIS models is when the buffer is terminated to the middle of the voltage swing (as it is done in DDR buses) instead of one of the rails.
- Traditionally the V\_fixture parameters of IBIS models use Vcc and GND in attempt to obtain waveforms for the on/off characteristics of the pullup and pulldown structures.
- The question is, how are IBIS models going to behave if models made with such waveforms are used in a circuit where the termination voltage is not one of the rails, but a voltage half way between, as it is done in DDR buses.
- This presentation shows the results obtained using HSPICE's B-element. The plan is to try out as many other IBIS simulators as possible with the same IBIS model so that a decision could be made regarding what the best method is for making IBIS models for DDR buffers, and/or whether a change in the IBIS specification or simulation tool algorithms is necessary.







int<sub>el®</sub>

5/29/2001 http://www-fmec.fm.intel.com/sie \*Other brands and names are the property of their respective owners



### **HSPICE B-element -** $V_{fixt}$ = rail voltages, $R_{fixt}$ = 50 $\Omega$



Arpad's first test



5/29/2001 http://www-fmec.fm.intel.com/sie \*Other brands and names are the property of their respective owners



### **HSPICE B-element -** $V_{fixt} = Vcc/2$ , $R_{fixt} = 50 \Omega$



Arpad's first test



5/29/2001 http://www-fmec.fm.intel.com/sie \*Other brands and names are the property of their respective owners



#### **HSPICE B-element -** $V_{fixt} = Vcc/2$ , $R_{fixt} = 50 \Omega$



Arpad's first test



5/29/2001 http://www-fmec.fm.intel.com/sie \*Other brands and names are the property of their respective owners





Scott: cover the signal's voltage span around Vtt with the V-t curves



5/29/2001 http://www-fmec.fm.intel.com/sie \*Other brands and names are the property of their respective owners



# **HSPICE B-element -** $V_{fixt}$ = rail voltages, $R_{fixt}$ = 80 $\Omega$



Scott: cover the signal's voltage span around Vtt with the V-t curves



5/29/2001 http://www-fmec.fm.intel.com/sie \*Other brands and names are the property of their respective owners



#### **HSPICE B-element -** $V_{fixt} = Vcc/3$ and 2Vcc/3, $R_{fixt} = 50 \Omega$





5/29/2001 http://www-fmec.fm.intel.com/sie \*Other brands and names are the property of their respective owners



#### **HSPICE B-element -** $V_{fixt} = Vcc/3$ and 2Vcc/3, $R_{fixt} = 50 \Omega$



5/29/2001 http://www-fmec.fm.intel.com/sie \*Other brands and names are the property of their respective owners

int



# Conclusions



- HSPICE's B-element will give correct results if the waveforms for the IBIS models are made with V\_fixture that is the same as Vtt of the bus that the buffer will drive.
- Theoretically the waveforms should always match, regardless of what V\_fixture is in the model, and not have this dependency.
- Further study is required to run the same tests in other tools to see whether this is an HSPICE phenomena or a general IBIS problem.

