

WELCOME FROM MICHAEL MIRMAK, INTEL CORPORATION

On behalf of the I/O Buffer Information Specification (IBIS) Open Forum, I would like to welcome you, our presenters and guests, to our second annual IBIS Summit in China.

Members of the worldwide IBIS community were greeted in China with great hospitality during our first summit last year. The large number of attendees and the high level of technical discussions made clear that China will contribute much to the development of behavioral modeling and related technologies. We know that this year's event will be just as enlightening and fruitful.

As always, we appreciate the generous support of our sponsors Huawei Technologies, Ansoft Corporation, Cadence Design Systems, Intel Corporation, Mentor Graphics Corporation, Signal Integrity Software (SiSoft), Sigrity and Synopsys. Their efforts made this event possible.

Once again, thanks to you for your participation and best wishes for an enjoyable summit.

Sincerely,
Michael Mirmak
Chair, EIA IBIS Open Forum

我代表 IBIS 委员会，欢迎各位演讲者和嘉宾参加在中国举办的第二次 IBIS 峰会。

在第一次 IBIS 峰会期间，来自全球的 IBIS 委员会成员受到中国方面热情的接待。这次会议，参加人数的增多和研讨水平的增高使我们清楚的看到，中国会对行为级模型和相关技术的发展有更大的贡献。我们知道今年的会议将很成功。

一如以往，我们特别感谢我们的赞助方：华为公司、Ansoft 公司、Cadence Design Systems 公司、英特尔公司、Mentor Graphics 公司、Signal Integrity Software (SiSoft) 公司、Sigrity 公司和 Synopsys 公司。没有他们，这次会议不可能顺利召开。

再次感谢所有到会人员，祝本次会议成功召开。

迈克尔 莫马克
IBIS 委员会主席

WELCOME FROM JIANG XIANGZHONG, HUAWEI TECHNOLOGIES

Dear Experts, Ladies and Gentlemen,

Good Morning

Last year's IBIS Asian Summit in China was a very successful start. This year, not only are attendance, paper quality and quantity increased, but also more companies are joining as sponsors.

Best wish to this IBIS Asian Summit for the greater success this year.

Jiang XiangZhong
Huawei Technologies

各位专家，各位来宾，

大家好。

去年 IBIS 在中国有一个非常成功的开端，今年的会议在来宾人数、文章数量质量都增加了，赞助公司也增加了。

祝愿今年的会议能开办得更成功。

华为公司 姜向中



AGENDA AND ORDER OF THE PRESENTATIONS

(The actual agenda might be modified)

I B I S S U M M I T M E E T I N G A G E N D A

8:15	REFRESHMENTS & SIGN IN - Vendor Tables Open	
9:00	Introductions and Program Overview - Welcome, Jiang, XiangZhong, (Huawei Technologies, China) - Welcome to Summit, Mirmak, Michael (Intel Corporation, USA) - Welcoming Comments, Invited Chinese Leader/Speaker (China)	
9:30	The Direction of IBIS as a Standard Mirmak, Michael (Intel Corporation, USA)	5
9:45	IBIS Model Validation Report Zheng, Qi (Fiberhome Telecommunications Technology, China)	10
10:15	BREAK (Refreshments)	
10:30	IBIS Model Engineering for SI Analysis Kusunoki, Kazuhiko (Cybernet Systems, Japan)	17
11:00	Case Study: Spice Macromodeling for PCI Express Using IBIS 4.2 Wang, Lance (Cadence Design Systems)	27
11:30	System-Level Timing Closure Using IBIS Models Katz, Barry (Signal Integrity Software (SiSoft), USA)	43
12:00	FREE BUFFET LUNCH (Hosted by Sponsors) - Vendor Tables	
	12:00 - 12:45 Press Conference for IBIS Officers and Sponsors	

AGENDA AND ORDER OF THE PRESENTATIONS (Continued)

13:30	Statistical Eye Simulaton Requirements	54
	Huang, ChunXing (Huawei Technologies, China)	
14:00	Methodologies for Multi-Gigabit Interconnect Design . . .	64
	Byers, Andy, and Williams, Lawrence (Ansoft Corporation, USA)	
14:30	System-Level SSO Simulation Techniques with Various . . .	74
	IBIS Package Models	
	Chitwood, Sam*, Lin, Jack, W.C.***, and Chen, Raymond Y.* (Sigrity, *USA and **China)	
15:00	Using S-parameters for Behavioral Interconnect	84
	Modeling	
	Zhu, ShunLin (ZTE Corporation, China)	
15:30	BREAK (Refreshments)	
15:45	JEITA EDA - WG Activity and Study of Interconnect	95
	Model Part-3	
	Watanabe, Takeshi*, Ikeda, Hiroaki**, and JEITA (*NEC Electronics, **Japan Aviation Electronics, Japan)	
16:15	IBIS 4.2 and VHDL-AMS for Serdes and DDR2 Analysis	111
	Dodd, Ian and Pratt, Gary (Mentor Graphics Corporation, USA)	
16:45	IBIS Modeling of DDR2 in Conjunction with Linear	120
	Channel Analysis	
	Dodd, Ian (Mentor Graphics Corporation, USA)	
17:05	ODT, Pre-Emphasis, and Speed	125
	Ross, Bob (Teraspeed Consulting Group, USA)	
17:20	Concluding Items	
17:30	END OF IBIS SUMMIT MEETING - Final Vendor Tables and Teardown	

The Direction of IBIS as a Standard

Michael Mirmak
Intel Corporation
Chair, EIA IBIS Open Forum

IBIS Summit
Shanghai, China
October 27, 2006

马梦宽
英特尔公司
IBIS 委员会主席

亚洲 IBIS 技术研讨会
中国上海
2006 年 10 月 27 日

1

Legal Disclaimers

THIS DOCUMENT AND RELATED MATERIALS AND INFORMATION ARE PROVIDED "AS IS" WITH NO WARRANTIES, EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO ANY IMPLIED WARRANTY OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, NON-INFRINGEMENT OF INTELLECTUAL PROPERTY RIGHTS, OR ANY WARRANTY OTHERWISE ARISING OUT OF ANY PROPOSAL, SPECIFICATION, OR SAMPLE. INTEL ASSUMES NO RESPONSIBILITY FOR ANY ERRORS CONTAINED IN THIS DOCUMENT AND HAS NO LIABILITIES OR OBLIGATIONS FOR ANY DAMAGES ARISING FROM OR IN CONNECTION WITH THE USE OF THIS DOCUMENT.



Performance tests and ratings are measured using specific computer systems and/or components and reflect the approximate performance as measured by those tests. Any difference in system hardware or software design or configuration may affect actual performance.

Intel may make changes to specifications, product descriptions, dates and plans at any time, without notice.

Copyright © 2006, Intel Corporation. All rights reserved.


2

*Other names and brands may be claimed as the property of others



Industry Needs Are Changing Again

- Today's IBIS Technology Enables Today's Analysis Methods
 - *Single-ended, source-synchronous interfaces slower than 1 GHz*
 - *Setup and hold timing equations using pin measurements*
 - *Worst-case corners analyzed using a few hundred or thousand bits*
 - *Tools process analog waveform data taken at pins, pads*
- Newer Technologies Suggest New Techniques
 - *Differential, low-swing interfaces at 1 GHz and above*
 - *Eye diagram and statistical, BER analyses using 1e5, 1e6+ bits*
 - *Response of entire channel is often analyzed as a unit*
 - *Models are usually linear and may even support digital logic*




5

*Other names and brands may be claimed as the property of others


How Do We Support the New Methods?

- A new discussion in the IBIS Advanced Technology Modeling group
 - *Expand IBIS to include an API (application programming interface)*
 - *The API would link to external C code for signal processing analysis*
 - *Example: clock data recovery and bit-error rate (BER) estimation*
 - *Similar effort underway in VHDL (IEEE 1076c)*
- This would expand IBIS beyond circuits into systems



6

*Other names and brands may be claimed as the property of others



Critical Choices

- Should IBIS remain a circuit analysis standard or expand to systems?
 - – *Would creating a new specification be more appropriate?*
- Is an API needed?
 - *AMS languages under IBIS can support complex equations*
 - *Can the AMS languages handle these new analysis needs?*
- Where should the “model” end and the “tool” begin?
 - *Both AMS and an API would allow analysis procedures inside a model*
 - *Should models include both circuit functions and tool functions?*
 - *Example: tool or model API/AMS code could handle BER estimation*

This issue will be discussed at this Summit and arises frequently in the IBIS community.

Your opinion matters!

8 *Other names and brands may be claimed as the property of others

References

- Official IBIS Website, including tools, articles, IBIS & ICM specs
 - <http://www.eigroup.org/ibis/>
- The IBIS 4.0 Cookbook – recommended for model creation!
 - <http://www.eda-stds.org/ibis/cookbook/>
- IBIS Summit presentations
 - <http://www.eda-stds.org/ibis/summits/index-bydate.htm>
- Accelera* Verilog-AMS Working Group
 - <http://www.eda-stds.org/verilog-ams/>
- IEEE* 1076.1 (VHDL-AMS) Working Group
 - <http://www.eda-stds.org/vhdl-ams/>
- Behavioral Modeling and Simulation Conference 2006
 - <http://www.bmas-conf.org/2006/>
- On-line signal integrity classes & references
 - <http://www.intel.com/education/highered/signal/elct762.htm>
 - <http://www.intel.com/education/highered/signal/elct865.htm>
- Join the IBIS and IBIS-Users e-mail reflectors!



IBIS Model Validation Report

*Asian IBIS Summit, Shanghai China
October 27, 2006*

Zheng Qi
Qzheng@fiberhome.com.cn

1

overview




- IBIS Models have played an important role in signal integrity analysis
 - Access Buffer Characteristics
 - Buffer's transition time
 - driver output impedance
 - Critical Net Quality Check
 - Incident Voltage
 - Monotonic
 - Timing Analysis
 - Flight Time Calculating
 - Power Integrity Analysis

2

overview



- Before playing with IBIS we have to know
 - behavioral model concept



3

overview




- Model Validation (Comparison)
 - With & without Package parameter
 - Spice model Vs IBIS model
 - R-fixture comparison
- Test fixture
 - $50\ \Omega$ Resistor Load to GND
 - 10pf Capacitor load to GND
- Model (original model from A company)
 - Push-pull clock buffer
 - 1R+1F
 - $R_{fixture} = 0.50k\ \Omega$

4

Spice model simulation



■ Removing package parameter first




5

Spice model Vs IBIS model



■ Original IBIS model

- $1R+1F$ & $R_{\text{fixture}} = 0.50K \Omega$
- Using 50Ω load for test





6

Model adjusting



- Add two V-T curves (2R + 2F)
- R-fixture changed to 50 Ω
- Add More points on V-T curves (lower timestep)




7

Model test



- Rising edge matched very well 😊
- No different between 2VT and 4VT




8

Model test



- 4VT Falling edge match good
- 2VT Falling time degrading (460ps → 750ps)




9

Model test



- Using 4VT and 2VT tables




10

Model test



■ Different V-T data points




11

Model test



■ Capacitor load (using modified model)




12

Good model



■ B model comparison (good model) 👍



13

Conclusion



- The waveform shape (edge and DC Level) are very close between IBIS and Spice simulation when the model is correctly generated
- Downloaded models always need careful checking
- Package parameters have great impact on waveform quality
- Power pin's package parameters need more attention

14

CYBERNET SYSTEMS CO.,LTD.


IBIS Model Engineering for SI Simulation

Asian IBIS Summit (CHINA), October 27, 2006

Kazuhiko Kusunoki
k-kusu@cybernet.co.jp







CYBERNET SYSTEMS CO.,LTD.




© 2006 CYBERNET SYSTEMS CO.,LTD. All Rights Reserved.

2






IBIS model Engineering as Front loaded SI Engineering To minimized the time of SI simulation



Incoming inspection for IBIS Model


- Syntax Check
- I/O Cell Verification

Example:



CYBERNET SYSTEMS CO., LTD.

•Verification IBIS Model



Test circuit for IBIS Verification


Example:

© 2006 CYBERNET SYSTEMS CO., LTD. All Rights Reserved.

9

CYBERNET SYSTEMS CO., LTD.

•Correction IBIS Model



Example:

© 2006 CYBERNET SYSTEMS CO., LTD. All Rights Reserved.

10

CYBERNET SYSTEMS CO., LTD.

•Prepare IBIS Model

Pin/Signal/Model Assign

Pin#	Signal	Model	R_pin	L_pin
A001				
A002		EDA77244A_IN		
A003		EDA77244A_IN		
A004		EDA77244A_IN		
A005		EDA77244A_IN		
A006		EDA77244A_IN		
A007		EDA77244A_IN		
A008		GND		
A009		POWER		
A010		NC		
A011		EDA77244A_OUT		
A012		EDA77244A_OUT		
A013		EDA77244A_OUT		
A014		EDA77244A_OUT		
A015		EDA77244A_OUT		
B001		EDA77244A_OUT		
B002				
B003				

	1	2	3	4	5	6	7	8	9	10	11	12
A	1	4	13	10	11	10	30	29	27	26	25	34
B	2	4	81	79	78	77	76	75	74	73	72	33
C	3	4	81	106	107	106	105	104	103	102	71	32
D	4	4	82	109	128	127	126	125	124	101	70	31
E	5	4	83	110	129	140	139	138	123	100	69	30
F	6	4	84	111	130	141	144	137	122	99	68	29
G	7	5	85	112	131	142	143	136	121	98	67	28
H	8	5	86	113	132	133	134	135	120	97	66	27
J	9	5	87	114	115	116	117	118	119	96	65	26
K	10	5	88	89	90	91	92	93	94	95	64	25
L	11	5	89	55	56	57	58	59	60	61	62	24
M	12	13	14	15	16	17	18	19	20	21	22	23

Spiral pin number location

© 2006 CYBERNET SYSTEMS CO., LTD. All Rights Reserved. 11



CYBERNET SYSTEMS CO., LTD.



•Tune IBIS Model

Real and Virtual Wave

Comparison-data for the best result


© 2006 CYBERNET SYSTEMS CO., LTD. All Rights Reserved. 12






CYBERNET SYSTEMS CO., LTD.


Make IBIS more comfortable 使IBIS使用更方便



Tune



Indicate



Verify

© 2006 CYBERNET SYSTEMS CO., LTD. All Rights Reserved.

19

INVENTIVE

cadence™

**Case Study:
Spice Macromodeling for PCI
Express using IBIS 4.2**

Lance Wang
Email: lwang@cadence.com
IBIS Asian Summit
Oct. 27th, 2006, Shanghai, China



Outline

→ PCI Express Serial Link

- Macromodeling Steps
- IBIS 4.2 Spice Macromodeling
- Validations and Optimizations
- Conclusions

cadence™

The PCI Express Environment

Driver → Channel → Receiver

Package
Silicon/Package Parasitics
Add-in card via
PCI Express connector
Board trace
Board via
Switch

Inter Symbol Interference/Attenuation

1.25GHz S_{21}
Low Pass Filter

cadence™

Overcoming ISI using Transmit Equalization (De-Emphasis)

Transmitter > 40" FR4 < At Receiver

**2.5Gbps, PRBS⁷
No Eq.**

**2.5 Gbps PRBS⁷
-3.5 dB Eq.**

De-emphasis

Transmit Equalization

2 steps

PCI-Exp Features (Example)

EQ Control = 4 bit wide DEq bits
Swing Control = 4 bit wide DTx, & HI/LO DRV bits


cadence™

Outline

- PCI Express Serial Link
- ➔ Macromodeling Steps
- IBIS 4.2 Spice Macromodeling
- Validations and Optimizations
- Conclusions

cadence™

Macromodeling Steps - Understanding Structures



cadence™

Macromodeling Steps

- True Differential Pair IBIS Models Extraction

- Common Mode I-V Tables
 - Pull-up
 - Pull-Down
 - Clamp to represent Rterm
- Differential Model
 - Non linear Series Mosfet Representation
 - Linear Resistor Representation

- V-t Table
 - Recommended to have 2 sets of curve for each TxP and TxN
 - 1)Low -High 2)High-Low
- C_Comp/Cdiff
 - Represents C of transistors, die pads and on-chip interconnects. It does not include pkg C

Macromodeling Steps


- Extracting Common and differential Mode Currents

- Pull up and Pull Down Common Mode and differential Mode Current
 - $V_p = V_n$ we are measuring common mode current
 - When $V_p \neq V_n$, we are measuring common + differential currents
 - To get the differential current, we need to subtract the common mode current

- I-V Table Extraction for Clamp Data & On-Die Termination
 - One way to include on-die termination is to use superposition and add the termination currents to the diode currents in the clamp sections
 - Clamps are always active in an IBIS model, regardless of whether the buffer is driving or receiving.

Macromodeling Steps


- In & Ip Surface Plots of Total Current



cadence™

Macromodeling Steps


- V-t Data Extraction



V-t Table
V_fixture = 0V
V_fixture = 1.8V
R_fixture =
Typical load of 50
ohms

cadence™

Pad Capacitance: Common and differential Ccomp




- Run frequency domain simulations (.AC) with the above circuit
 - Give one of the AC sources 0 V AC amplitude (makes it a DC source)
 - Give the other AC source a small AC amplitude (1 mV)
 - Give both of the sources an appropriate DC bias
- Calculate capacitance using:

$$C = \text{Im}(I) / (2\pi f \cdot \text{Amplitude})$$
 - For Ccommon use the current of the "DC" source
 - For Cdiff use the current of "AC" source minus "DC" source
- Repeat everything at different DC bias voltages

cadence™

Macromodeling Steps - Pull Up, Pull Down and Clamp Curves




```

PULL UP Data
-----
[Pullup]
[Voltage]      I(typ)      I(min)      I(max)
1.8            -2.34E-05   NA          NA
1.78           8.32E-04   NA          NA
1.76           1.47E-03   NA          NA
...
0.04           3.47E-06   NA          NA
0.02           8.07E-06   NA          NA
0              7.00E-06   NA          NA
-----
[Pulldown]
[Voltage]      I(typ)      I(min)      I(max)
1.8            2.09E-02   NA          NA
1.78           2.09E-02   NA          NA
1.76           2.09E-02   NA          NA
...
0.04           4.31E-03   NA          NA
0.02           2.19E-03   NA          NA
0              0.00E+00   NA          NA
-----
[GND Clamp]
[Voltage]      I(typ)      I(min)      I(max)
0.0000         0.0000000e+000  NA          NA
1.8000         0.0000000e+000  NA          NA
-----
[POWER Clamp]
[Voltage]      I(typ)      I(min)      I(max)
1.8            -2.81E-02   NA          NA
1.78           -2.87E-02   NA          NA
...
0.04           5.27E-03   NA          NA
0.02           5.70E-03   NA          NA
0              6.14E-03   NA          NA
    
```

cadence™

Macromodeling Steps - Understanding Structures



cadence™

Separating the differential mode current

- The off-diagonal current values represent the sum of the common and differential mode currents
- To obtain the differential mode currents alone, "normalize" the surface so that its diagonal values become zero
 - Subtract the common mode component from the surface and use it for the Series [Model]'s [R Series], [Series Current], [Series MOSFET], etc... keywords
 - If the surface is linear (flat) [R Series] is sufficient
 - Otherwise use the [Series Current] or [Series MOSFET] keywords
 - Slice the surface along the necessary voltage value(s) to satisfy the syntax requirement of the IBIS keyword used

intel

perli CPD


Slide from Arpad Muranyi's
true diffpair modeling
IBIS Summit 2003

```
[Series Pin Mapping] pin_2_model_name function_table_group
2 _m_mosfet 1

[Series Switch Groups]
On 1 /
0
0
[Model] _m_mosfet
Model_type Series_switch
Polarity Non-Interleaving
Enable Active-High
I_comp 0 0 0 0
[Voltage Range] 1.0v NA NA
[On]
-----
Series MOSFET I-V Table
-----
Voltage I (typ) I (typ) I (typ)
[Series MOSFET]
Vds=0.1V
0.0000 8.8610e-7A 8.8610e-7A 8.8610e-7A
0.0100 8.9200e-7A 8.9200e-7A 8.9200e-7A
0.0200 8.8890e-7A 8.8890e-7A 8.8890e-7A
0.0300 8.9270e-7A 8.9270e-7A 8.9270e-7A
0.0400 8.8740e-7A 8.8740e-7A 8.8740e-7A
0.0500 8.8930e-7A 8.8930e-7A 8.8930e-7A
0.0600 8.9430e-7A 8.9430e-7A 8.9430e-7A
0.0700 8.8540e-7A 8.8540e-7A 8.8540e-7A
0.0800 8.8100e-7A 8.8100e-7A 8.8100e-7A
0.0900 8.9350e-7A 8.9350e-7A 8.9350e-7A
0.1000 8.8190e-7A 8.8190e-7A 8.8190e-7A
0.1100 8.8440e-7A 8.8440e-7A 8.8440e-7A
0.1200 8.8400e-7A 8.8400e-7A 8.8400e-7A
0.1300 8.8790e-7A 8.8790e-7A 8.8790e-7A
0.1400 8.8900e-7A 8.8900e-7A 8.8900e-7A
0.1500 8.9310e-7A 8.9310e-7A 8.9310e-7A
0.1600 8.9320e-7A 8.9320e-7A 8.9320e-7A
0.1700 8.9930e-7A 8.9930e-7A 8.9930e-7A
0.1800 9.0190e-7A 9.0190e-7A 9.0190e-7A
0.1900 8.9330e-7A 8.9330e-7A 8.9330e-7A
```

cadence™

Macromodeling Steps - Understanding Structures



cadence™

Macromodeling Steps - Coefficient table for HiLoDrv, DEq and DTx

* coefficient to control the current source

```
.param ctrlcoef='if(hilodrv == 0) (1.00)
+ elseif(hilodrv == 1) (0.50)
+ elseif(hilodrv == 2) (1.4) else(1)'......
+ .....
```

* coefficient to control dtx bits

```
.param dtxcoef='if(dtx == 0) (1)
+ elseif(dtx == 1) (1.05)
+ elseif(dtx == 2) (1.1)
+ elseif(dtx == 8) (0.6).....
+ .....
```


* coefficient to control the eq bits

```
.param deqcoef='if(deq == 0) (1.0)
+ elseif(deq == 1) (0.96)
+ elseif(deq == 2) (0.92)
+ elseif(deq == 3) (0.88)
+ elseif(deq == 4) (0.84).....
+ .....
```

HSpice is capable for this circuit.

cadence™

Macromodeling Steps - Understanding Structures



cadence™


Macromodeling Steps - Output Block Example

```
.subckt txpre_2 nvdd out ngnd in en
+ bitp=400p inv0=0 inv1=1
+ cf0=1 cf1=0 scale=1 padcap=1.2p ampctrl=1
```

* Here are the subcircuit calls for the tap inputs
xin0 in0 in ngnd delayin inv=inv0
xin1 in1 in ngnd delayin inv='inv1' del='bitp'

```
txx0 nvdd out ngnd in0 en tx sclpux='scale*cf0*ampctrl' sclpdx='scale*cf0*ampctrl'
txx1 nvdd out ngnd in1 en tx sclpux='scale*cf1*ampctrl' sclpdx='scale*cf1*ampctrl'
```

* This is the subcircuit definition for tx, used for the taps.
.subckt tx nvdd out ngnd in en sclpux=1 sclpdx=1
bdrvrv nvdd out ngnd in en Model=BUFF File=ibis_file
+ VIScale_pullup='sclpux'
+ VIScale_pulldown='sclpdx'
.ends tx



HSpice is capable for this circuit.

cadence™

Macromodeling Steps - P & N Pins

* P side driver subcircuit call

```

xp nvdd outp ngnd in en txpre_2 BUFF=BUFF ibis_file=ibis_file
+ bitp=bitp inv0=inv0 inv1=inv1
+ scale=scale
+ cf0=cf0
+ cf1=cf1
+ rt=rt
+ ampctrl=ampctrl
    
```

* N side driver subcircuit call


```

xn nvdd outn ngnd inn en txpre_2 BUFF=BUFF ibis_file=ibis_file
+ bitp=bitp inv0=inv0 inv1=inv1
+ scale=scale
+ cf0=cf0
+ cf1=cf1
+ rt=rt
+ ampctrl=ampctrl
    
```

HSpice is capable for this circuit.

cadence™

Macromodeling Steps - Understanding Structures



cadence™

Outline

- PCI Express Serial Link
- Macromodeling Steps
- ➔ IBIS 4.2 Spice Macromodeling
- Validations and Optimizations
- Conclusions

cadence™

Wrap into IBIS 4.2

```

.....
[IBIS Ver]      4.2
[File Name]    pcie_rs2314.ibs
[File Rev]     1.0
[Date]        4/7/2006
[Source]      Converted from PCIe Macromodel
[Notes]
[Disclaimer]
[Copyright]   Copyright 2006,
.....
[Component]   rs2314_tx
[Manufacturer] ABC Inc.
[Package]
|
|          typ      min      max
R_pkg     0.001     0.001     0.001
L_pkg     1e-013    1e-013    1e-013
C_pkg     1e-015    1e-015    1e-015
.....
[PIN]  signal_name  model_name  R_pin  L_pin  C_pin
|
A1    txoutp      pcie_behav  0.086  4.3e-009  0.72e-012
B1    txoutn      pcie_behav  0.086  4.3e-009  0.72e-012
Base  test_single  behav_base
.....
[Diff Pin]  inv_pin  vdiff  tdelay_typ  tdelay_min  tdelay_max
A1          B1      200mv    0            0            0
|
.....
[Model] pcie_behav
| need to use *_diff for ture differential pair models
Model_type Output_diff
|
Ref_diff = 100

```

cadence™

Wrap into IBIS 4.2

```

.....
[Model] pcie_behav
| need to use "_diff" for true differential pair models
Model_type Output_diff
|
| Refdiff = 100
|
| Other model subparameters are optional
|
|-----|-----|-----|
| typ min max
| Voltage Range| 1.5 1.5 1.5
|
| Ramp
|-----|-----|-----|
| SV/dt_r 300mV/95ps 240mV/80ps 360mV/110ps
| SV/dt_f 300mV/95ps 240mV/80ps 360mV/110ps
|
| [External Model]
Language SPICE
|
| Corner corner_name file_name circuit_name (.subckt name)
| specify the corners
| Corner Typ pcie.spc pcie_behav
| Corner Min pcie.spc pcie_behav
| Corner Max pcie.spc pcie_behav
|
| Parameter definitions
| prefix BUFF will be treated as buffer model setting.
Parameters BUFF=behav_base
|
| all regular parameters are here. Change them for different settings
Parameters sigp=50p
Parameters scale=1.60
Parameters sc=50
Parameters dcm4
Parameters deq=3
Parameters hildrv=0
|
| Ports List of port names (in same order as in SPICE)
Ports A_pdrref A_signal_pos A_pdrref my_drive
Ports A_pdrref A_pdrref A_signal_neg
|
| D_to_A d_post port1 port2 vlow which trise tfall corner_name
D_to_A D_drive my_drive A_pdrref 0.0 1.0 80p 80p Typ
D_to_A D_drive my_drive A_pdrref 0.0 1.0 80p 80p Min
D_to_A D_drive my_drive A_pdrref 0.0 1.0 110p 110p Max
| D_to_A will be used as scale my_drive 3 v=(which - vlow)*vlow+view
| trise and tfall will be the ramping date
|
| no A_to_D required
|
| End External Model]
.....

```

```

.....
Model behav_base
Your base IBIS model
|
|-----|-----|-----|
| Model_type Output
| Polarity Non-Inverting
| Name = 1.5V
| cref = 0pf
| keef = 50
|
|-----|-----|-----|
|_comp 0.1pF 0.1pF 0.1pF
|
| Temperature Range| 25.00 110.00 0
| Voltage Range| 1.5V 1.5V 1.5V
|
| Poldown|
| voltage I(typ) I(min) I(max)
|-----|-----|-----|
| -1.50000000 -0.15536276 -1.7720580e-01 -1.5166892e-01
| -1.49550000 -0.15450042 -1.7637204e-01 -1.5124756e-01
| -1.44600000 -0.14657165 -1.6734176e-01 -1.4492187e-01
| -1.39200000 -0.13770218 -1.5736305e-01 -1.3970920e-01
| -1.34280000 -0.13024032 -1.4840655e-01 -1.3923444e-01
| -1.29300000 -0.12289249 -1.3957700e-01 -1.2863026e-01
| -1.24800000 -0.11838127 -1.3167656e-01 -1.2429165e-01
|
|-----|-----|-----|
| Ramp
|-----|-----|-----|
| variable sigp min max
| SV/dt_r 300mV/95ps 240mV/80ps 360mV/110ps
| SV/dt_f 300mV/95ps 240mV/80ps 360mV/110ps
|_load = 50.00
|
| End [Model] pcie_behav_base
.....

```




Outline

- PCI Express Serial Link
- Macromodeling Steps
- IBIS 4.2 Spice Macromodeling
- ➔ Validations and Optimizations
- Conclusions



Validations and Optimizations

- DEq = 0, DTx = 0, HiLoDrv = 0




- Use combined die capacitor instead of C_comp in IBIS model
- Use combined on-die terminator instead of clamps
- Adjust DEq and DTx initial levels

cadence™


Macromodeling Steps

- Understanding Structures



cadence™


Validations and Optimizations - DEq = 8, DTx = 0, HiLoDrv = 0



- Added one more series_switch on parallel
- Added Miller Capacitances


cadence

Macromodeling Steps - Understanding Structures



cadence

Simulation Results 30" Backplane



Outline

- PCI Express 3.125 Gbps Serial Link
- Macromodeling Steps
- IBIS 4.2 Spice Macromodeling
- Validations and Optimizations

➔ Conclusions

Conclusions

- Spice Macromodeling using IBIS 4.2 [External Model] is accurate and much faster than transistor-level models
- Spice Macromodeling is durable and can work on existing Spice simulators
 - Understanding the structure is the key
- IBIS future enhancement requests
 - Open IBIS for other commercial Spice simulators
 - Spice [External Model] needs to pass Parameters too
 - “Self-containing” IBIS Buffer from [External Model] is required for Spice Macromodeling. (Some commercial Spice simulators have this capability already)

 cadence™

Thank You!

- Acknowledgements / References
 - CDNLive Silicon Valley Paper from Nirmal Jain @Rambus
 - IBIS Summit 2003, True Diffpair Modeling, Arpad Muranyi @Intel
 - IBIS Cookbook

 cadence™

System-Level Timing Closure Using IBIS Models

Barry Katz
President/CTO, SiSoft
Asian IBIS Summit

Asian IBIS Summit - Shanghai, China - October 27, 2006



• Signal Integrity


Agenda

- High Speed System Design
- Establishing timing model
 - Derivation of timing equations
 - Idealized timing analysis
 - The role of signal integrity
 - Reconciling signal integrity with timing
- Pre-route exploration
- Driving physical design
- Post-route validation
- Design analysis reuse
- Case study: DDR2 memory

Asian IBIS Summit - Shanghai, China - October 27, 2006



High Speed System Design ... Not Just "Signal Integrity"




- High Speed Design involves multiple disciplines
- Changes in any area drive changes in others
- Mastery of modeling details & process flow is essential for success

Asian IBIS Summit - Shanghai, China - October 27, 2006



System Level Timing Closure




- Successful high speed design requires a rigorous methodology for ensuring positive design margin across all combinations of:
 - Component timing (process)
 - Voltage & temperature
 - Package & PCB routing lengths
 - PCB manufacturing variations (Z_0 , loss)

Asian IBIS Summit - Shanghai, China - October 27, 2006



Establishing Timing Budgets




- High speed interfaces have one or more “transactions” that require timing closure
- Memory example:
 - Address/control
 - Data read
 - Data write
 - Strobe to Clock
- Timing relationships must be identified and closed for each different transaction

Asian IBIS Summit - Shanghai, China - October 27, 2006



Source-Sync Transaction Example




- Establish component timing & transfer protocol
- Derive timing equations
- Idealized timing analysis
- Signal integrity analysis and **Timing Closure**

Asian IBIS Summit - Shanghai, China - October 27, 2006



Component Timing, Transfer Protocol




Clock = 250 MHz
 Source Sync, DDR transfer
 Data Unit Interval = 2ns
 90° clock shift on PCB

Asian IBIS Summit - Shanghai, China - October 27, 2006



Derive Timing Equations



$$\begin{aligned} \text{Setup margin} &= [\text{early clock}] - [\text{late data}] - [\text{setup requirement}] \\ &= [0\text{ns} + a1] - [0.3\text{ns} + b2] - [0.4\text{ns}] \\ &= a1 - b2 - 0.7\text{ns} \end{aligned}$$


$$\begin{aligned} \text{Hold margin} &= [\text{Data UI}] + [\text{early data}] - [\text{late clock}] - [\text{hold requirement}] \\ &= [2\text{ns}] + [-0.3\text{ns} + b1] - [0\text{ns} + a2] - [0.4\text{ns}] \\ &= 1.3\text{ns} + b1 - a2 \end{aligned}$$

Asian IBIS Summit - Shanghai, China - October 27, 2006



Idealized Timing Analysis

Minimum data length = 3", at 180ps/in = 0.54ns




$$\begin{aligned} \text{Setup margin} &= a1 - b2 - 0.7\text{ns} \\ &= 1.54\text{ns} - 0.54\text{ns} - 0.7\text{ns} \\ &= 0.3\text{ ns} \end{aligned}$$

$$\begin{aligned} \text{Hold margin} &= 1.3\text{ns} + b1 - a2 \\ &= 1.3\text{ns} + 0.54\text{ns} - 1.54\text{ns} \\ &= 0.3\text{ns} \end{aligned}$$


Asian IBIS Summit - Shanghai, China - October 27, 2006



The Role of Signal Integrity



Idealized Delays




Real-World Delays

Asian IBIS Summit - Shanghai, China - October 27, 2006

- Detailed analysis of digital switching behavior
- IBIS or HSpice models define I/O buffer behavior
- Accounts for
 - Actual circuit loading
 - Reflections / ringing
 - Circuit topology
 - Inter-symbol interference
 - Switching thresholds



Post-Route Validation




- Routed topologies are extracted from PCB database and simulated
- Simulated interconnect delays are extracted and plugged back into system timing model
- Setup and hold margins are calculated for temperature, process and voltage corners





27, 2006

Design Analysis Reuse



Once all the SI/timing data for an interface has been captured, it should be possible to directly reuse that information for multiple instances in a project or other projects




Each interface kit contains net class schematics, timing data & SI models

Asian IBIS Summit - Shanghai, China - October 27, 2006



Case Study: DDR2 System Memory




- DDR2 supports one or two DIMM modules
- DIMM Modules
 - Registered and Unbuffered
 - 4 to 18 memory devices
- Two module, data write transaction is presented here
- Complete case study:
 - “Features and Implementation of High-Performance 667Mbs and 800Mbs DDRII Memory Systems”
 - Presented by Micron & SiSoft
 - DesignCon West, 2005
- <http://www.sisoft.com/papers.asp>

Asian IBIS Summit - Shanghai, China - October 27, 2006



DDR2 Data Write Configuration





- Termination strategy is dynamic; depends on how many DIMMs are present and which device is receiving
- Simulation environment must switch receiver models based on which case is being analyzed


Write Configurations						
Configuration	Write to	Controller	DQ Active-Term Resistance			
			Dram at Slot 1		Dram at Slot 2	
			Front Side	Back Side	Front Side	Back Side
2R / 2R	Slot 1	No Term	No Term	No Term	50 or 75 ohm	No Term
	Slot 2	No Term	50 or 75 ohm	No Term	No Term	No Term
2R / 1R	Slot 1	No Term	No Term	No Term	50 or 75 ohm	Empty
	Slot 2	No Term	50 or 75 ohm	No Term	No Term	Empty
1R / 2R	Slot 1	No Term	No Term	Empty	50 or 75 ohm	No Term
	Slot 2	No Term	50 or 75 ohm	Empty	No Term	No Term
1R / 1R	Slot 1	No Term	No Term	Empty	50 or 75 ohm	Empty
	Slot 2	No Term	50 or 75 ohm	Empty	No Term	Empty
2R / Empty	Slot 1	No Term	150 ohm	No Term	Empty	Empty
Empty / 2R	Slot 2	No Term	Empty	Empty	150 ohm	No Term
1R / Empty	Slot 1	No Term	150 ohm	Empty	Empty	Empty
Empty / 1R	Slot 2	No Term	Empty	Empty	150 ohm	Empty

Asian IBIS Summit - Shanghai, China - October 27, 2006





Summary



Setup Margin (ns)	Hold Margin (ns)	Transfer Net
0.336	3.167	addcmd_8L_8L
No AC specs	No AC specs	ck_4L_slot1
No AC specs	No AC specs	ck_4L_slot2
0.686	0.93	ctrl_4L_slot1
0.697	0.964	ctrl_4L_slot2
0.468	0.205	dm_2R_2R
0.213	-0.148	dq_2R_2R
1.155	0.944	dqs_2R_2R

- High-speed system design requires a rigorous, repeatable methodology for achieving **Timing Closure**
- Static Timing, Signal Integrity, and physical design rules are all interrelated
- An Executable Timing Model allows for a user to validate all transactions across all cases
- Signal Integrity analysis must be performed in accordance with the system timing model

27. Aug. 2006

Security Level:

Statistical Eye Simulation Requirements

Asian IBIS Summit, Shanghai China
October 27, 2006

Huang Chunxing
huangchunxing@huawei.com

HUAWEI TECHNOLOGIES Co., Ltd.




Statistical Eye Simulation Flow

Simulation flow:

- Time domain simulation
- Statistical post-processing

The data source could be signal source or real serdes model.



HUAWEI TECHNOLOGIES Co., Ltd.

Page 2






Simulation Requirements

- Simulation platform should support IBIS or Hspice serdes model.
- Simulation platform should simulate channel responses by using convolution method.
- Simulation platform should easily realize jitter modulation, equalizer and emphasis.
- Simulation platform should support equalizers, such as LFE, DFE and CTE.
- Powerful post-processing ability.
- Simulation platform may further support co-simulating with Matlab for user defined statistical processing.




Jitter Modulation

- Using Voltage Controlled Delay to add jitter
- Jitter at transmitter includes PJ, DCD
- RJ will be consider in statistical post-processing



Emphasis

- Emphasis technique includes pre-emphasis and de-emphasis
- Both pre-emphasis and de-emphasis could be expressed as FIR filter






Channel Models

- Channel models, including fwrdr and xtlks, could be expressed in S-parameter
- Supporting transient simulation with touchstone files



Equalizer-LFE

LFE is linear feed-forward equalizer






- discrete – usually just one tap per bit
- finite – not long enough to completely correct the impulse response
- May result in noise gain

$$V(T_0) = W_1 * V_{in}(T_0) + W_2 * V_{in}(T_{-1}) + \dots + W_N * V_{in}(T_{-N-1})$$



Equalizer-DFE

DFE is decision feed-back equalizer



- DFE uses a feedback loop of the desired signal which is decoded from the output of a slicer
- DFE can further correct the residual ISI



$$V(T_0) = V_{in}(T_0) - W_1 * D(T_{-1}) - W_2 * D(T_{-2}) - \dots - W_N * D(T_{-N})$$



Equalizer-CTE

- CTE is continuous time equalizer
- CTE model is an ideal circuit with the desired pole, zero response.
- p_0 and z_0 are programmable


$$H_{CTE}(f) = a \frac{p_0 (s + z_0)}{z_0 (s + p_0)}$$



Equalizer-Algorithm

Calculating the optimal sampling point and equalizer coefficients


- LMS adaptive algorithm
- Zero Forcing algorithm



Statistical Post-processing

Calculating Forward channel PDF

1. Overlapping each bit at one UI range.
2. At each UI sampling point, computing PDF of Overlapping data.



Statistical Post-processing

Xtlk Convolution Method

1. Interpolating each Xtlk channel responses to small enough time interval
2. Overlapping each bit in one UI range
3. Computing PDF of Overlapping data at each UI sampling point
4. Averaging PDFs through whole UI sampling points to get the average PDF.
5. Repeating 1-4 for each aggressors.
6. Convolver average PDFs of all aggressors to get the whole crosstalk PDF.

Charles Moore presented convolution method in his paper "Computing effect of cross talk using Convolution" at 802.3ap.

http://grouper.ieee.org/groups/802/3/ap/public/channel_adhoc/moore_c1_0305.pdf



Statistical Post-processing


Random Jitter

Random Jitter distribution

$$P_{RJ} = \frac{1}{\sqrt{2\pi}\sigma} e^{-\frac{t^2}{2\sigma^2}}$$

Overall PDF


$$P(ISI, \tau) = \int_{-\infty}^{\infty} P(ISI, \tau + \nu) \cdot P_{RJ}(\nu) d\nu$$



Statistical Post-processing

Statistical Eye


- Statistical eye is set of probability contours
- Horizontal axis is with respect to sampling point
- Vertical axis is with respect to signal amplitude
- Different colored lines represent BER




Statistical Post-processing

Bathtub

- Intercept through statistical eye along horizontal axis to get horizontal Bathtub at definite voltage
- Intercept through statistical eye along vertical axis to get vertical Bathtub at definite sampling time



Overall Simulation Eye Flow



Example - Channel pre-simulation

Assumed conditions:

10Gbps NRZ, PRBS 23, 100000 bits, amplitude 800mvpp, $T_r(f) = 24ps$

0.15UIpp DJ = 0.05UI DCD+0.1UI PJ, 0.15UIpp RJ @ 10^{-12} BER

BER = $1e-12$ ($2^*Q=14.069$)


3tap de-emphasis, 5tap DFE

Slice voltage: 10mV

Forward Channel



Eight crosstalk channels




Example - Channel pre-simulation

➤ Simulation result:

28mv eye-height

0.222UI eye-width

➤ It shows that the channel could undertake 10Gbps data transmission



Conclusion

- **Basic method of statistical eye simulation has been presented here**

- **An ideal platform to realize statistical eye simulation:**
 - ✓ Jitter Modulation at transmitter
 - ✓ Pre-emphasis or de-emphasis
 - ✓ Supporting Forward channel, Xtlk channel models
 - ✓ Equalizer
 - ✓ Statistical post-processing






Methodologies for Multi-Gigabit Interconnect Design


Andrew Byers, Application Engineer, abyers@ansoft.com
Lawrence Williams, Director Business Development, williams@ansoft.com

ASIAN IBIS Summit Shanghai, PRC October 27, 2006



Multi-gigabit Devices

- The need for devices that are smaller and faster is driving multi-gigabit applications in several industries.
- Slower parallel busses are being replaced by much faster serial busses (eg. PCIExpress, SATA, FBDIMM).
- Faster data speeds present a new set of challenges for signal and power integrity. ***New tools and methodologies are needed.***



HIGH-PERFORMANCE EDA




Multi-gigabit Design Challenges

- Before engineering teams can make it smaller, faster or better performing they require design strategies and tools that can:
 - **Extract** GHz-accurate signal path models based on the entire physical interconnect.
 - **Simulate** and optimize the performance of these high speed data lanes in time and frequency.
 - **Validate** the overall system performance, incorporating **IBIS** and/or transistor-level representation of critical components

HIGH-PERFORMANCE EDA



Electromagnetic modeling for Multi-gigabit Channel Design




HIGH-PERFORMANCE EDA



Simulation Requirements


- 3D interconnect components should be modeled using full-wave electromagnetic solvers that produce S-parameters.



HIGH-PERFORMANCE EDA ANSOFT

Simulation Requirements


- Multi-gigabit backplanes must meet complex power-delivery requirements, and simulation tools are needed to verify designs before tapeout.



HIGH-PERFORMANCE EDA ANSOFT


Simulation Requirements

- Simulator must provide reliability and capacity by correctly including S-parameters along with other model types in transient simulations of channel.




Simulation Requirements

- Multi-gigabit channel designs require both frequency- and time-domain simulations to meet required specifications.



Simulation Requirements


- Ability to transfer data from layout programs to EM extraction tool.



Phases of Interconnect Design

Phase 1: Feasibility

Which technologies to use?
First-pass SI and PI designs



Phase 2: Design

SI and PI optimization
Refinements to interconnect channel
Detailed simulations with IBIS buffer models





Phase 3: Validation

Layouts completed
Extract critical nets – validate SI and PI
SSO simulations to check jitter specs


HIGH-PERFORMANCE EDA






Phase 2: Design

Transient simulation of the channel with IBIS drivers.




Phase 2: Design

For more detailed simulation – also include **Power Distribution Network (PDN)**



IBIS Challenge – develop IBIS models that accurately respond to noise on power/gnd rails caused by di/dt effect.

Phase 3: Validation



Include more nets to simulate any impact of crosstalk and other post-layout design issues.


16-channel, 32-port S-parameter File

Full-wave EM package or PCB extractor: Slwave

HIGH-PERFORMANCE EDA



Phase 3: Validation




HIGH-PERFORMANCE EDA




Phase 3: Validation

Time-domain:
Inspect eye opening for spec qualification, jitter, fidelity.





Frequency-domain:
inspect channel s-parameters for reflection, transmission, and coupling.




HIGH-PERFORMANCE EDA



Customer Case Study



Excellent Match



extract package S-params

extract PCB S-params

Pin	Signal	Pin	Signal
25	drv_out	1	4
26	IBIST	2	5
27	drv_out	3	6
28	IBIST	4	7
29	drv_out	5	8
30	IBIST	6	9
31	drv_out	7	10
32	IBIST	8	11
33	drv_out	9	12
34	IBIST	10	13
35	drv_out	11	14
36	IBIST	12	15
37	drv_out	13	16
38	IBIST	14	17
39	drv_out	15	18
40	IBIST	16	19
41	drv_out	17	20
42	IBIST	18	21
43	drv_out	19	22
44	IBIST	20	23
45	drv_out	21	24
46	IBIST	22	25
47	drv_out	23	26
48	IBIST	24	1

Nexxim

28 VDDO_SH

2 K34_SH

3 L34_SH

27 DC Power

Xilinx Virtex-4 IBIS drivers ver 3.2
LVCMOS 2.5V, 24 mA Fast

HIGH-PERFORMANCE EDA



Summary

- Electromagnetic-based modeling tools play a critical role in multi-gigabit channel design.
- The inclusion of S-parameters in IBIS models will open up higher bandwidths for signal integrity and augment complete SSN analyses for power integrity.
- Thank you very much!



System-Level SSO Simulation Techniques with Various IBIS Package Models

Asia IBIS Summit (China)

Sam Chitwood, samchitwood@sigrity.com

Jack W. C. Lin, jackwclin@sigrity.com

Raymond Y. Chen, chen@sigrity.com

October 27, 2006, Shanghai



www.sigrity.com

Presentation Outline

Simultaneous Switching Output Noise Analysis - a.k.a SSO/SSN

- Fundamentals of SSO Mechanisms
- Typical SSO Simulation Setup
- IBIS Package Modeling Choices
- Case study to compare the package models
- Summary


2

The SSO / SSN Problem

- SSO, SSN, Power/Ground Bounce, Delta-I Noise, ...
 - Simultaneous Switching Output, Simultaneous Switching Noise, di/dt , power and ground voltage fluctuations, etc.
- Two types: I/O switching and Core logic switching
 - This presentation focuses on I/O SSO analysis

3

Fundamentals of I/O SSO Mechanisms



When the output is driven high, the transmission line is connected to the PWR net at the driver. When the output is driven low, the transmission line is connected to the GND net at the driver. This connection forms one end of the sig/gnd or sig/pwr loop.

The capacitive loads (for typical CMOS technologies) complete the sig/gnd and sig/pwr loops. Return current takes the path of least impedance, so PDS performance is key.


All three loops are important factors for optimizing signal quality and reducing PDS noise.

4

SIGRITY www.sigrity.com

Fundamentals of I/O SSO Mechanisms

- SSO is a combination of signal and power integrity issues
- Affects signal edge rate, timing and voltage margins
- System-level issue involving both packages and PCBs
- Multiple signal net crosstalk mechanisms - trace / via / pin
- Two components of PDS noise
 - PDS current supplied to devices
 - Return currents from I/Os
- BGA inductance presents a fundamental limitation on the PCB's PDS freq. range; the package is responsible for decoupling above that freq. region
- PCB layout can only do so much - it cannot solve package design problems



Blue - Single I/O switching results

Red - Two I/Os switching results

5


SIGRITY www.sigrity.com

Typical SSO Analysis Results

Local Power Ground Noise at Drv Die-Pad

One of the Active SSO Signals at the Rcvr End

Digital Trigger with Certain Bit Pattern



Victim Signal Stuck High at Rcvr End

Victim Signal Stuck Low at Rcvr End

Set two of the data bits as stuck high and stuck low victims. These results can assist with more in-depth analysis of the power and ground rail fluctuations.

6

www.sigrity.com

Typical IBIS-based SSO Analysis Setup

- PCB layout (including dielectric information)
- VRM location and model
- Decoupling capacitor locations and models
- Power, ground, and signal nets of interest
- Any interconnect terminations
- Switching patterns
 - PRBS recommended to find eye diagram and max PDS noise (simple 1010 repeating patterns do not always yield worst-case)
- IBIS models
 - Drivers and receivers
 - On-die models highly recommended
 - Split c_comp and [Pin Mapping] should be requested from vendors for improved accuracy, otherwise make assumptions
 - IBIS supports multiple package models - which one to use?

7

www.sigrity.com

Frequency Response and Accuracy of Various SPICE Equivalent Circuits for a Pkg I/O's S[1,2]

S Amplitude

Frequency (MHz)

Original S12

Un-optimized RLC circuit

Optimized RLC circuit

Optimized higher order circuit

```

* Sample_01.txt - Hspice
File: SR: Pmodel: User: mhc
* This is the subcircuit netlist generated by Broadband SPICE
* Port Number: 34
** HSPICE compatible
subckt impedanceFG 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15
Rd1_1 5 ref 50 000000
Rd1_2 6 ref 1
Vd1 1 5 0
C1 6 Vd1 1 0
C1 ref 6 1 ref 0.02
Rd2_1 7 ref 50 000000
Rd2_2 8 ref 1
Vd2 2 7 0
Vd2 ref 8 Vd2 1 0
C2 ref 8 2 ref 0.02
    
```

S-parameters are typically the most accurate modeling technique, but practically they can be difficult to use in system-level SSO simulations: more difficult to extract than RLCs, increased SSO simulation complexity, causality/passivity issues, and no formal integration with the IBIS specification makes simulation setup difficult in some tools.

8

SIGRITY www.sigrity.com

Confusion with [Package] and [Pin] in IBIS

- The [Package] and [Pin] constructs do not allow any coupling between the power, signal, and ground nets.
- Therefore, these package models are only appropriate for two types of situations: ideal pwr/gnd simulations or packages that truly have negligible coupling between these three nets (e.g. leadframe).
- For packages that have power and ground planes (pins are inter-connected and nets have coupling), a per-pin RLC PDS model is usually not appropriate without great care.
- If RLCs for POWER and GND pins are present, how should they be interpreted / connected?

9

SIGRITY www.sigrity.com

[Package Model] Can Include Coupling

- [Model Data] allows self and mutual inductances, capacitances, and resistances to be included
- The mutual terms are necessary to include all SSO mechanisms
- Power and ground pins can be lumped together to account for their interconnected nature on the package (one RLC for entire PDS)
- RLCs for individual power and ground pins are still not appropriate in general cases

```

[IBIS Ver]      4.1
[Comment Char] |_char
[File Name]    ibis_wirebond_pkg
[File Rev]     1.0
[Date]         8/9/2006
[Source]       Sigrity Extractor
[Notes]        One-Section RLC
[Disclaimer]   178-pin package
[Copyright]

*****
[Define Package Model] ibis_wirebond
[Manufacturer]         Sigrity
[OEM]                  Sigrity
[Description]          178-pin Package
[Model Data]
[Inductance Matrix]   Sparse_matrix
[Row]                 B19
B19      1.66704e-009
D3       3.71638e-010
W17      3.60196e-010
U16      3.90649e-010
    
```

10

SIGRITY www.sigrity.com

Case Study: PCB DDRII Analysis to Compare the Three Package Choices

Analysis Methodology

- DDRII 800 interface (typical configuration)
- Three package choices were compared
 - [Pin] RLC model for signals only (no per-pin RLCs for PDS)
 - [Package Model] with full power/signal/ground coupling
 - Broadband S-parameter model
- Analyze PDS noise at the PCB, I/O waveforms at the receivers, and quiet nets (stuck high and low)
- 6 and 14 switching nets (8 and 16 I/Os total)
- On-die models were not included to enhance the waveform differences between the configurations

11

SIGRITY www.sigrity.com

DDRII800 results - SSO signal noise 8 bits with 2 victims (stuck high and low)

Red: eq. wideband model
Dark green: IBIS coupled package model
Blue: IBIS pin RLC model



The three package models show their fundamental differences in capabilities.



The two IBIS package models show similar results for the stuck high line. This is because the stuck high noise will quite often follow the overall PDS noise when signals are only referenced to GND.



The stuck low results are quite different because signal-signal crosstalk can be a significant source of noise (not in the [Pin] model).

Broadband model yields the largest victim net SSO noise.

12









www.sigrity.com

Conclusions and Summary

- SSO noise is generated in circuits through many mechanisms. The primary contributors are 1) the many forms of crosstalk and 2) the impedance and interactions of the package and PCB power distribution systems.
- In full SSO simulations, it is difficult to separate the contribution of these two factors. However, the components can be separated with specially designed simulations that isolate particular effects.
- RLC models can over- or under-estimate the true behavior of the package. The RLC model should be sufficiently accurate over the necessary signal bandwidth.
- [Pin] package models have limited use in SSO simulations since they lack the coupling between the PDS and the signals. They are most appropriate for ideal PDS simulations.
- [Package Model] is very appropriate for SSO trend studies and “what-if” analysis.
- S-parameter package models are most appropriate for highly accurate SSO sign-off.
- The package may or may not be the dominant factor in system-level SSO analysis. If the package [Pin] model is the only model available, relative PCB optimization studies can still be performed.


19



www.sigrity.com

Thank You!

Advanced Power and Signal Integrity Solutions
for Chips, Packages and Boards



20



Using S-parameters for behavioral interconnect modeling

Asian IBIS Summit

Zhu ShunLin 朱顺临

High-Speed System Lab, EDA Dept. ZTE Corporation

Zhu.shunlin@zte.com.cn

October 27, 2006

ZTE中兴


Agenda

- ❖ Using S-parameters for high-Speed digital design
- ❖ Describing passive interconnects in ICM
- ❖ ICM&IBIS
- ❖ A solution for package modeling using S-parameters
- ❖ Summary

Using S-parameters for high-Speed Digital Design

- ❖ The signal integrity simulation of high-speed digital design requires that the interconnect modeling must be valid over a wide bandwidth.
- ❖ S-parameters can be generated by 3D EM field solver or by VNA and TDR/TDT measurements.
- ❖ S-parameters can be used to generate distributed models for transmission line and vias.
- ❖ S-parameters model can be easily correlated with VNA measurements.
- ❖ Circuit simulators can run both S-parameters and RLGC models together in time-domain.

S-parameters Extraction and Correlation




2006-10-27

Using S-parameters for behavioral interconnect modeling




5

Measurement and 3D EM Solver Modeling



Measurement setup



3D EM Solver Modeling

! FILE NAME

S-Parameter touchstone file

```

! DATE 10/20/05 22:27
! CORRECTED DATA
# GHz S MA R 50.00
0.010000000 3.217487E-02 25.539 1.433922E-02 73.163 7.022051E-04 -164.797 9.721752E-01 -14.501
1.437112E-02 73.522 8.342298E-02 21.247 9.721735E-01 -14.643 1.031352E-03 152.923
6.869677E-04 -166.566 9.750083E-01 -14.799 3.180707E-02 24.806 1.426077E-02 73.110
9.757603E-01 -14.762 1.043164E-03 148.597 1.442420E-02 73.191 3.261170E-02 27.190
0.019987500 4.339055E-02 24.741 2.759167E-02 60.757 1.264493E-03 172.773 9.619784E-01 -28.320
2.753260E-02 60.598 5.663544E-02 -7.471 9.629115E-01 -28.078 8.262120E-04 130.485
1.252529E-03 171.672 9.652648E-01 -28.414 4.342042E-02 20.989 2.762920E-02 60.190
9.660442E-01 -28.600 8.369133E-04 130.697 2.751866E-02 59.706 4.591656E-02 22.958
0.029975000 5.279364E-02 19.352 3.940318E-02 47.550 1.777378E-03 145.369 9.554404E-01 -42.013
3.833149E-02 47.604 3.67105E-02 -9.347 9.577851E-01 -41.765 7.441007E-04 136.632
1.751164E-03 143.245 9.584093E-01 -42.077 5.350023E-02 13.120 3.941780E-02 46.306
9.575923E-01 -42.330 7.423362E-04 133.941 3.934892E-02 46.433 5.596628E-02 14.271
0.039982500 6.059968E-02 11.269 4.905304E-02 34.608 2.323297E-03 117.191 9.492754E-01 -55.661
4.906615E-02 34.594 3.431321E-02 15.544 9.519293E-01 -55.371 1.174888E-03 136.972
2.296466E-03 114.989 9.529398E-01 -55.758 6.189575E-02 3.980 4.901626E-02 33.024
9.517830E-01 -55.968 1.161010E-03 136.920 4.896336E-02 33.055 6.299231E-02 3.407
0.049950000 6.662585E-02 1.555 5.628981E-02 21.659 2.841726E-03 90.468 9.434645E-01 -69.209
5.633547E-02 21.883 5.111281E-02 22.288 9.453543E-01 -68.928 1.940923E-03 116.840
2.785556E-03 88.049 9.454238E-01 -69.373 6.795117E-02 5.423 5.627455E-02 19.599
9.448649E-01 69.579 1.893930E-03 117.875 5.811407E-02 19.871 6.618402E-02 7.747
0.059937500 7.025610E-02 -9.871 6.094978E-02 8.924 3.319784E-03 63.903 9.380775E-01 -82.793
6.093212E-02 8.964 6.989614E-02 11.224 9.395743E-01 -82.342 2.770354E-03 88.655
3.227467E-03 61.858 9.384965E-01 -82.888 7.212381E-02 -15.124 6.077348E-02 6.385
9.384112E-01 -83.188 2.774367E-03 89.391 6.086816E-02 6.319 6.634015E-02 -18.404
0.069925000 7.160252E-02 -22.097 6.273439E-02 -3.632 3.720456E-03 37.930 9.326985E-01 -96.370
6.272058E-02 -3.522 8.357295E-02 -6.331 9.355087E-01 -95.783 3.570472E-03 57.951
3.599259E-03 36.141 9.323274E-01 -96.278 7.376438E-02 -24.634 6.278425E-02 -6.705
9.336231E-01 -96.646 3.602008E-03 58.589 6.281382E-02 -6.657 6.448640E-02 -28.081
0.079912500 7.081175E-02 -34.885 6.182219E-02 -16.100 4.040125E-03 12.437 9.270003E-01 -109.843
6.178189E-02 -15.966 9.959131E-02 -26.534 9.309905E-01 -109.271 4.262746E-03 27.041
3.903036E-03 11.300 9.269238E-01 -109.574 7.376363E-02 -34.289 6.182057E-02 -19.660
9.282665E-01 -110.146 4.314952E-03 26.898 6.182886E-02 -19.667 6.258995E-02 -35.944
    
```

S-Parameter





2006-10-27

Using S-parameters for behavioral interconnect modeling

6

Lab Correlation for S-parameters



S21 data comparison between VNA measurement and Simulation

2006-10-27


Using S-parameters for behavioral interconnect modeling

ZTE中兴

7

Simulation using S-parameters and SPICE models

- 1 Simulation using S-parameters extracted by EM field solver
- 2 Simulation using RLCG models
- 3 Correlate with laboratory measurements



Measurement versus Simulation



2006-10-27

Using S-parameters for behavioral interconnect modeling

ZTE中兴

8

Lab Correlation for S-parameters and SPICE models



2006-10-27

Using S-parameters for behavioral interconnect modeling

ZTE中兴

9

ICM&IBIS

- ❖ IBIS Interconnect Modeling Specification (ICM) permits model authors to describe passive interconnects in a tool-neutral, behavioral, human-readable way similar to IBIS.
- ❖ ICM supports S-parameter data.
- ❖ ICM supports RLGC frequency-dependent matrices.
- ❖ **ICM does not include connections between IBIS [Model], IBIS [Pin] and ICM ports today.**

2006-10-27


Using S-parameters for behavioral interconnect modeling

ZTE中兴

10

Describing passive interconnects in ICM


```
[Begin_ICM_Section] S_para_example  
[Derivation Method] Lumped  
[ICM S-parameter]  
File_name test.snp  
Port_assignment  
|Port Node  
1 A1  
2 B1  
3 A2  
4 B2  
5 A3  
6 B3  
7 A4  
8 B4  
[End ICM Section] S_para_example
```



How do we link ICM to IBIS?

[External Circuit] in IBIS ver4.2

- ❖ Accepting SPICE, VHDL-AMS, Verilog-AMS, VHDL-A(MS) or Verilog-A(MS) as arguments.



A proposal for IBIS package modeling using S-parameters



2006-10-27

Using S-parameters for behavioral interconnect modeling

13


Linking ICM to IBIS

[Node Declarations]
 |Die pads or pin names
 A1, A2, A3, A4
 pad1, pad2, pad3, pad4
 [End Node Declarations] **IBIS**

[ICM Pin Map] sample_ext
 Pin_order Row_ordered
 Num_of_columns = 4
 Num_of_rows = 1
 Pin_list
 |Pin-Name
 A1 D1
 A2 D2
 A3 D3
 A4 D3 **ICM**

[ICM Pin Map] sample_int
 Pin_order Row_ordered
 Num_of_columns = 4
 Num_of_rows = 1
 Pin_list
 |Pin Name
 pad1 D1
 pad2 D2
 pad3 D3
 pad4 D4 **ICM**

To Buffer ←



2006-10-27

Using S-parameters for behavioral interconnect modeling


14

How do we use S-parameters for package modeling now?

Package modeling using S-parameters

- ❖ Many EDA tools support S-parameter simulation.
- ❖ Using subcircuits to describe S-parameter model.
- ❖ Replacing IBIS [Package Model] by S-parameter model.

Actual pins



A solution for package modeling using S-parameters


```

("../././Pkg_models/s_para_pkg.dml"
(PackagedDevice
(s_para_pkg
(ESpice ".subckt s_para_pkg 1 2 3 4
Xs_para_pkg_4Port 1 3 2 4

.subckt s_para_pkg_4Port_Data 1 2 3 4
S1 1 2 3 4 algorithm=default
DATAPOINTS SPARAM
R=50.000000
DATAUNIT=HZ
FREQUENCY=0.000000e+000
.
.END SPARAM
.ends s_para_pkg_4Port_Data

.ends s_para_pkg_4Port")
(PinConnections
.
(NumberOfPorts 4)
(SubType SPARAM))
(LibraryVersion 136.2))
    
```

Package modeling using DML model



S-parameters can be added to Cadence DML file.




2006-10-27

Using S-parameters for behavioral interconnect modeling

17

A solution for package modeling using S-parameters

- ❖ IBIS IO buffer modeling
- ❖ S-parameter package models of transceiver
- ❖ Connecting buffer models to package models in topology.



2006-10-27

Using S-parameters for behavioral interconnect modeling

18

Summary

- ❖ S parameter features:
 - Behavioral modeling method compatible with IBIS style.
 - Much shorter simulation time compared with RLC connector models..
- ❖ Benefit IBIS ICM with S parameter:
 - “One model, one platform, one simulator” for both active and passive components.
 - Pave the way for behavioral, yet accurate enough IBIS simulation for very high speed circuit well beyond gigahertz.

2006-10-27

Using S-parameters for behavioral interconnect modeling

ZTE中兴

19

References

- ❖ Michael Mirmak, "IBIS & ICM Interfacing: A New Proposal".
- ❖ IBIS Interconnect Modeling Specification (ICM) Version 1.0 (Sept. 12, 2003)
- ❖ I/O Buffer Information Specification (IBIS) Version 4.2 (June 2, 2006)

2006-10-27

Using S-parameters for behavioral interconnect modeling

ZTE中兴

20



JEITA EDA -WG Activity and Study of Interconnect Model Part-3

Oct 27, 2006

IBIS SUMMIT in China

JEITA EDA-WG

Takeshi Watanabe (NEC Electronics)

takeshi.watanabe@necel.com

Hiroaki Ikeda (Japan Aviation Electronics)

JEITA ; Japan Electronics and Information Technology Industries Association

© JEITA 2006. All Rights Reserved.

1

Outlines

- 1. JEITA EDA-WG Activities**
- 2. Short Term Direction of JEITA EDA WG**
- 3. Study of Interconnect Model**
- 4. Progress Report**

© JEITA 2006. All Rights Reserved.

2

1. JEITA EDA-WG Activities

Objectives of JEITA EDA

EDA Model for

Digital Consumer Electronics

Cellular Phone, LCD /PDP TV,
Digital Camera/Video, DVD Recorder
(Digital , RF, and Analog circuits)

Auto Mobile Electronics ?

(Motor Drive, EMC)

< Applicability of IBIS V4.1 >

© JEITA 2006 All Rights Reserved.

3

EMI, SI and PI for Digital Consumer Electronics

<Background>

EMI High-speed Clock Frequency

SI DDR, PCI, PCI-Express



PI High density and Large scale IC


SiP and Module, PCB level

EMI, SI and PI Simulation Technology

© JEITA 2006 All Rights Reserved.

4






2. Short Term Direction of JEITA EDA WG

- Study of Interconnect Model
- EDA Models of **Passive Components and Connector and other Components**
- JEITA IBIS Model WEB
- Discussion about Case study of Simulation for Digital Consumer Electronics and **JEITA-IBIS Joint meeting** periodically



3. Study of Interconnect Model

SI Model (Connector, PCB, Cable)




Study of Interconnect Model for Signal Integrity

- ◆ Target Application; DDR, PCI-Express etc.
- ◆ EDA Model; Connectors,
Passive Components,
PCB (Via, Pattern),
(LSI)
- ◆ Simulation Tool; Cadence etc.




Simulation Model


Equivalent circuit



Simulation



TML



Measurement




© JEITA 2006. All Rights Reserved.

13



Evaluation Board



Connector



© JEITA 2006. All Rights Reserved.

14





4. JEITA EDA-WG Progress Report


•Study of Interconnect Model

~October of 2006

© JEITA 2006. All Rights Reserved.

19

Compare Measurement with Simulation



© JEITA 2006. All Rights Reserved.

20

Testing the VIA effect

And more

© JEITA 2006. All Rights Reserved. 21

Study of Interconnect Model Outlines

0. Measurement and Simulation Environment
 - 0.1 Measurement equipment and simulation tools
1. Detail of Measurement and simulation
 - 1.1 Measurement
 - 1.2 Simulation
2. Comparison between Measurement and Simulation
 - 2.1 Eye-Diagram and Discrete Waveform
3. Simulation with Measured EDA models
 - 3.1 Eye-Diagram
4. Accuracy of EDA models
 - 4.1 TDR waveform for PCB trace
 - 4.2 S-parameters of device models (Filters, Via, Connector, Cable)
5. Conclusion

© JEITA 2006. All Rights Reserved. 22

0.1. Measurement equipment and simulation tools

0.1.1 Equipment of Measurement

Time Domain Reflectometry (TDR)

86100C +54754A(TDR module)

Vector Network Analyzer (VNA)

N5230A PNA-L

Signal Generator (GS) with Real Time Osi

81134A ,DSO81204B



0.1.2 Simulation tools and Venders

Company A, B, C,D



© JEITA 2006. All Rights Reserved.

23

1. Detail of Measurement and simulation

© JEITA 2006. All Rights Reserved.

24

1.1. Detail of Measurement

1.1.1 Measurement of Eye-diagram

Signal generator (GS) and real time oscilloscope (OSC) were used to compare measurement with simulation of Eye-Diagram.

GS was used to inject differential signal which were pseudo random bit sequence. (PRBS) PRBS pattern were 256bits.

OSC was used to record transient waveform.

DUT of three types were provided, which simulate PCBs of digital consumer electronics. One of them contains only filter and connector, the others contain filter, connector and also through hole via and slit.




1.1. Detail of Measurement

1.1.2 Measurement of TDR

To verify characteristic Impedance of PCB, TDR was used. The TDR injected differential step pulse and measured reflection waveform, then characteristic Impedance was calculated by the reflection waveform.

One side of DUT were left open in order to measure DUT of electric length which is propagation time to the end ports.



1.2. Detail of simulation

EDA models

1. EDA models were provided by component manufacturer.
2. PCB models were extracted from CAD data by simulation tools.
PCB manufacturer does not provide EDA model.
They provide only layer structure, wire width, space between wires and dielectric constant.
3. EDA models were S-parameters or Equivalent Circuits.

© JEITA 2006. All Rights Reserved.

27

1.2. Detail of simulation

Simulation Items

1. Eye-Diagram

Only EDA model provided by the manufacturer.

To verify Whether the experiment agrees with the simulation

Measured S-parameters

To verify whether each simulator accept S-parameters.

2.TDR Waveform

Only wire of PCB

To verify whether EDA model of PCB which is extracted by each simulator is correct.


3.S-parameters

Each EDA models

To verify accuracy of each EDA models

© JEITA 2006. All Rights Reserved.

28



Gratitude to cooperation in measurement and simulation

Mr. Takeshi Watanabe	NEC Electronics
Mr. Shigeharu Shimada	CMK
Mr. Seiji Hayashi	CANON
Mr. Yogi Yamashita	Agilent Technologies
Mr. Yukio Masuko	Cadence Design Systems
Mr. Hirotsugu Ueno	Cadence Design Systems
Mr. Kazuhiko Kusunoki	CYBNET
Mr. Masatoshi Kobayashi	CYBNET
Mr. Nobuhiko Kawai	Murata Manufacturing
Mr. Jun-ichi Wakasa	TDK
Mr. Yasumasa Kondo	Toshiba
Mr. Testuo Iwaki	Sharpe

**We hope to discuss case
study of IBIS with you
periodically
Thank you for all the help
EIA/IBIS Committee!**

© JEITA 2006. All Rights Reserved.

31

IBIS4.2 and VHDL-AMS for SERDES and DDR2 Analysis



Ian Dodd
Architect, High Speed Tools
ian_dodd@mentor.com

Gary Pratt
Manager, High Speed Partnerships
gary_pratt@mentor.com

27th October 2006

© Mentor Graphics Corp., 2006.
Reuse by written permission only. All rights reserved.



IBIS 4.2 Multi-lingual Extensions

- **Traditional IBIS lacks the ability to adequately model the behavior of devices used in state of the art communication channels:**
 - Drivers with pre-compensation
 - Receivers with input slew rate sensitivity.
 - Phase locked loop clock and data recovery
 - Simple and adaptive equalization
 - Multi-level signaling
- **Traditional IBIS also lacks the ability to adequately specify new measurements:**
 - Differential overshoot
 - Eye masks
- **IBIS 4.2 Multi-lingual Extensions can address both of these limitations**

SPICE as an IBIS 4.2 Multi-lingual option

- **Good supply of transistor level models for older devices**
 - May be encrypted and therefore not portable between tools
- **Poor standardization**
 - Lots of proprietary primitives
- **Extremely slow simulation**
 - Particularly when using transistor level models
- **Missing a high level view**
 - Needed to effectively model complex digital logic
 - Needed to make complex measurements.

AMS as an IBIS 4.2 Multi-lingual option

- **VHDL-AMS and Verilog-AMS International standards**
 - IEEE and Accellera
- **Fast.**
 - Models are compiled to machine code just like built in primitives.
 - Digital content is handled in event driven kernel
- **Flexible**
 - Can provide both behavior and measurement.
- **Accurate**
 - Uses the same analog non-linear solver as SPICE

IBIS 4.2 Multi-lingual Case Studies

- The model maker and user can best decide whether it is best to create models using the IBIS 4.2 multi-lingual extensions utilizing SPICE or AMS
- The best solution for the SI Engineer may well be a tool that supports the mixing of both
- AMS provides some unique features so this presentation is going to provide two case studies that highlight these features.



IBIS Open Forum, China, 27th October 2006



AMS Case Study One Full non-linear analysis of a SERDES channel


- Simulate to 10 million data bits
- Custom data pattern
- VHDL-AMS Driver with non-linear drive characteristics and pre-compensation
- Realistic S-Parameter model for packages, two connectors and backplane*
- VHDL-AMS receiver model with built in envelope recorder
- Simulations to be done on an average single processor notebook computer running Microsoft Windows
- Appropriate simulation time-step for accurate results

* As with previous examples used in presentations, this S-parameter model was provided by an independent third party and not optimized for simulation speed



IBIS Open Forum, China, 27th October 2006





The VHDL-AMS SERDES Transmitter Model


```

begin
-- output the proper current based on the state of signal din,
-- and values of constants Ipe and Imain
if domain = quiescent_domain use -- if DC then
itxp == Ipe/2.0; itxn == Ipe/2.0; -- set both outputs to half
elsif din='1' and din'delayed(bit) = '0' use
itxp == Ipe; itxn == 0.0; -- first pulse (txp positive)
elsif din='1' and din'delayed(bit) = '1' use
itxp == Imain; itxn == Ipe-Imain; -- normal pulse (txp positive)
elsif din='0' and din'delayed(bit) = '1' use
itxp == 0.0; itxn == Ipe; -- first pulse (txn positive)
elsif din='0' and din'delayed(bit) = '0' use
itxp == Ipe-Imain; itxn == Imain; -- normal pulse (txn positive)
end use;
break on din, din'delayed(bit); -- deal with the discontinuities

-- P and N-side C_comp, R_term, Vdd
i_r_term_p == (vtxp - Vdd)/R_term; i_c_comp_p == c_comp * vtxp'dot;
i_r_term_n == (vtxn - Vdd)/R_term; i_c_comp_n == c_comp * vtxn'dot;

end architecture;
    
```


Results: Simulation to 10 Million Data Cycles (All simulations completed overnight)



AMS Case Study Two Automated DDR2 Measurements

- Implement all measurements specified in the DDR2 datasheet in a VHDL-AMS model
- Utilize standard IBIS 3.2 driver and receiver models


DDR2 Electrical and Timing Constraints



IBIS Open Forum, China, 27th October 2006




IBIS 4.2 Measurement Model



IBIS Open Forum, China, 27th October 2006



Pre-layout analysis using the IBIS 4.2 Measurement Model



TANGENT MEASUREMENT

Wait for vref crossing

Store data points

Wait for vix_ac cross

Calculate the slope from each point to the vix_ac crossing point

Return the maximum slope

Wait for vix_dc crossing

Calculate the slope from each subsequent point back to the vix_dc crossing



Wait for vref crossing

Return the max slope

```

begin
    -----
    -- measure the setup time tangent
    wait until VREFDC; -- wait for a crossing of correct direction
    max_slope:=0.0; data_point_ctr:=0; setup_crossing <= 0.0*sec;
    while not vix_ac'event loop -- store all the data points until vix_ac crossing
        data_point_v(data_point_ctr) := Vin'reference;
        data_point_t(data_point_ctr) := now;
        wait on vix_ac, ASP; -- wait for next event
        data_point_ctr := data_point_ctr + 1;
    end loop; -- go on to find the maximum slope
    setup_crossing <= now;
    for i in min_slope to data_point_ctr-1 loop
        slope := (crossing_point_v - data_point_v(i)) /
            (crossing_point_t - data_point_t(i));
        if slope > max_slope then max_slope:=slope; end if;
    end loop;
    setup_slope <= max_slope;
    -----
    -- measure the hold tangent
    wait until not vix_dc; -- wait for opposite crossing of vix_dc
    max_slope := 0.0;
    crossing_point_v := Vin'reference; crossing_point_t:=now;
    -- calculate slope of each point until vix_dc, or max_points
    while not VREFDC'event loop
        wait on VREFDC, ASP ;
        slope := -(Vin'reference - crossing_point_v) /
            (now - crossing_point_t);
        if slope > max_slope then max_slope := slope; end if;
    end loop;
    hold_slope <= max_slope; -- in v/s
end process;
    
```

(error and exception handling removed for clarity)




Special thanks to

Randy Wolff and his associates at Micron for assistance in developing DDR2 simulation and measurement models.



IBIS Open Forum, China, 27th October 2006



*IBIS modeling of DDR2
in conjunction with
linear channel analysis*



Ian Dodd
Architect, High Speed Tools
ian_dodd@mentor.com

27th October 2006

**Mentor
Graphics**®

© Mentor Graphics Corp., 2006.
Reuse by written permission only. All rights reserved.


Overview

- **High performance source synchronous buses, including DDR2 are known to be susceptible to resonances**
 - Established solution is to add compensation capacitors
- **It is difficult to demonstrate these resonances in traditional time domain SI simulators**
 - Resonance only occurs with specific repeated bit sequences
- **Linear channel analysis can identify the resonances but has limitations in its ability to determine if they are harmful**
 - DDR2 drivers exhibit non-linearity's which may affect characteristics such as overshoot
- **This paper describes the early results of our analysis of resonances in DDR2 buses using of both tradition circuit simulation using IBIS 4.2 models and linear channel analysis**


Analysis Steps

1. **Extract DDR2 Address net from layout**
 - Example has motherboard, 2 DDR2 modules and connectors
2. **Measure pulse response of the net using standard circuit simulation**
 - IBIS 4.2 driver and receiver models
 - Simulating multiple pulses allows the degree of non-linearity to be determined
3. **Linear channel analysis**
 - Determine worst case bit sequence
 - Create eye diagram with linearized drivers and receivers
4. **Standard circuit simulation using worst case bit sequence**
 - Create eye diagram without linearization

1. DDR2 address net extracted from layout




2. Full non-linear simulation to establish pulse response



IBIS Open Forum, China, 27th October 2006



3. Linear Channel Analysis




Eye Diagram



IBIS Open Forum, China, 27th October 2006




4. Full Non-linear simulation using Worst Case Stimulus



Further Work

- This paper is based on the early results of this investigation into resonances on DDR2 buses
- We plan to further examine the detailed affects of channel layouts, connector characteristics and the optimization of compensation capacitors







ODT, Pre-Emphasis, and Speed

Bob Ross
Asian IBIS Summit
Shanghai, CHINA
October 27, 2006

鲍伯若什
亚洲 IBIS 技术研讨会
中国上海
2006年10月27日

bob@teraspeed.com



Page 1

© 2006 Teraspeed Consulting Group LLC

On-Die Terminations (ODT)


- Model the device structure
- More details on “DEC” (Deviate, Extrapolate, Calculate) process:
 - <http://www.eda.org/pub/ibis/summits/sep05/ross2.pdf>



Page 2

© 2006 Teraspeed Consulting Group LLC

Four ODTs With Same Total I-V




Page 3

© 2006 Teraspeed Consulting Group LLC



Real "50 Ω " ODT Choices



Page 4

© 2006 Teraspeed Consulting Group LLC



Pre-emphasis


- Add [Driver Schedule] to match the device structure
- Examples:
 - 2-tap current mode logic (CML) 1-bit delay (de-emphasis) structure
 - Kickers for internal logic controlled boosts (and adjusted waveform delays)

Page 5

© 2006 Teraspeed Consulting Group LLC



CML Structure using IBIS Open_drain Models and Connected by [Diff Pin]




- Top-level
 - ODT [Power Clamp]
 - MAIN [Pulldown]
 - Extracted waveforms with ODT & 50 Ω
 - Pre-emphasis = 0
 - [Driver Schedule]
- MAIN [Pulldown]
 - Scaled waveforms
- BOOST [Pulldown]
 - Scaled waveforms

Page 6

© 2006 Teraspeed Consulting Group LLC



Actual SPICE Configuration with Differential Control



[Driver Schedule]				
Model_name	Rise_on_dly	Rise_off_dly	Fall_on_dly	Fall_off_dly
MAIN	0	NA	0	NA
BOOST	NA	0.47059ns	NA	0.47059ns



Page 7

© 2006 Teraspeed Consulting Group LLC



Different Typ-Min-Max Kicker Times (Internal Logic Control Kickers)

[Driver Schedule]				
Model_name	Rise_on_dly	Rise_off_dly	Fall_on_dly	Fall_off_dly
MAIN_TOTEM	0	NA	0	NA
PMOS_OS	0	1.05n	NA	NA
NMOS_OD	NA	NA	0	1.05n



Page 8

© 2006 Teraspeed Consulting Group LLC



Speed – How Fast Is IBIS?

- World's fastest published IBIS model:

```
[IBIS Ver]      1.1
[File Name]    fastest.ibs
[File Rev]     0
[Date]        October 27, 2006
[Component]    Worlds_Fastest_Model
[Manufacturer] Teraspeed Consulting Group
[Package]
R_pkg         0          NA NA
L_pkg         0          NA NA
C_pkg         0          NA NA
[Pin]         signal_name  model_name
1            Open_Drain  FAST_OD
[Model]       FAST_OD
Model_type    Open_drain
C_comp        0
[Voltage Range] 1E-100    NA NA
[Pulldown]     -1e-100    NA NA
              2e-100    NA NA
              40E-103   NA NA
[Ramp]
dv/dt_r       0.3e-10 / 0.6E-109 NA NA
dv/dt_f       0.3e-10 / 0.6E-109 NA NA
[End]
```

1.0E-100 V,
50 Ω driver

1.0E-109 s ramps

Page 9

© 2006 Teraspeed Consulting Group LLC



Conclusion

- How fast is IBIS?
 - “As fast as you are smart”
- How accurate is IBIS?
 - Configure IBIS to match device structure for best accuracy
 - IBIS is as accurate as you are smart

Page 10

© 2006 Teraspeed Consulting Group LLC

