### WELCOME FROM MICHAEL MIRMAK, INTEL CORPORATION

On behalf of the I/O Buffer Information Specification (IBIS) Open Forum, I would like to welcome you, our presenters and guests, to our second annual IBIS Summit in China.

Members of the worldwide IBIS community were greeted in China with great hospitality during our first summit last year. The large number of attendees and the high level of technical discussions made clear that China will contribute much to the development of behavioral modeling and related technologies. We know that this year's event will be just as enlightening and fruitful.

As always, we appreciate the generous support of our sponsors Huawei Technologies, Ansoft Corporation, Cadence Design Systems, Intel Corporation, Mentor Graphics Corporation, Signal Integrity Software (SiSoft), Sigrity and Synopsys. Their efforts made this event possible.

Once again, thanks to you for your participation and best wishes for an enjoyable summit.

Sincerely, Michael Mirmak Chair, EIA IBIS Open Forum

我代表 IBIS 委员会, 欢迎各位演讲者和嘉宾参加在中国举办的第二次 IBIS 峰会。

在第一次 IBIS 峰会期间,来自全球的 IBIS 委员会成员受到中国方面热情的接待。这次会议,参加人数的增多和研讨水平的增高使我们清楚的看到,中国会对行为级模型和相关技术的发展有更大的贡献。我们知道今年的会议将很成功。

一如以往,我们特别感谢我们的赞助方:华为公司、Ansoft 公司、Cadence Design Systems 公司、英特尔公司、Mentor Graphics 公司、Signal Integrity Software (SiSoft) 公司、Sigrity 公司和 Synopsys 公司。没有他们,这次会议不可能顺利召开。

再次感谢所有到会人员,祝本次会议成功召开.

迈克尔 莫马克 IBIS 委员会主席

## WELCOME FROM JIANG XIANGZHONG, HUAWEI TECHNOLOGIES

Dear Experts, Ladies and Gentlemen,

Good Morning

Last year's IBIS Asian Summit in China was a very successful start. This year, not only are attendance, paper quality and quantity increased, but also more companies are joining as sponsors.

Best wish to this IBIS Asian Summit for the greater success this year.

Jiang XiangZhong Huawei Technologies

各位专家,各位来宾,

大家好。

去年 IBIS 在中国有一个非常成功的开端,今年的会议在来宾人数、文章数量质量都增加了,赞助公司也增加了。

祝愿今年的会议能开办得更成功。

华为公司 姜向中



### AGENDA AND ORDER OF THE PRESENTATIONS

# (The actual agenda might be modified)

	IBIS SUMMIT MEETING AGENDA
8:15	REFRESHMENTS & SIGN IN - Vendor Tables Open
9:00	Introductions and Program Overview - Welcome, Jiang, XiangZhong, (Huawei Technologies, China) - Welcome to Summit, Mirmak, Michael (Intel Corporation, USA) - Welcoming Comments, Invited Chinese Leader/Speaker (China)
9:30	The Direction of IBIS as a Standard
9:45	IBIS Model Validation Report
10:15	BREAK (Refreshments)
10:30	IBIS Model Engineering for SI Analysis
11:00	Case Study: Spice Macromodeling for PCI Express Using 27 IBIS 4.2 Wang, Lance (Cadence Design Systems)
11:30	System-Level Timing Closure Using IBIS Models 43 Katz, Barry (Signal Integrity Software (SiSoft), USA)
12:00	FREE BUFFET LUNCH (Hosted by Sponsors) - Vendor Tables
	12:00 - 12:45 Press Conference for IBIS Officers and Sponsors

#### AGENDA AND ORDER OF THE PRESENTATIONS (Continued)

- 14:00 Methodologies for Multi-Gigabit Interconnect Design . . . 64 Byers, Andy, and Williams, Lawrence (Ansoft Corporation, USA)
- 14:30 System-Level SSO Simulation Techniques with Various . . . 74 IBIS Package Models Chitwood, Sam\*, Lin, Jack, W.C.\*\*, and Chen, Raymond Y.\* (Sigrity, \*USA and \*\*China)
- 15:00 Using S-parameters for Behavioral Interconnect . . . . . 84 Modeling Zhu, ShunLin (ZTE Corporation, China)
- 15:30 BREAK (Refreshments)
- 15:45 JEITA EDA WG Activity and Study of Interconnect . . . 95 Model Part-3 Watanabe, Takeshi\*, Ikeda, Hiroaki\*\*, and JEITA (\*NEC Electronics, \*\*Japan Aviation Electronics, Japan)
- 16:15 IBIS 4.2 and VHDL-AMS for Serdes and DDR2 Analysis . . . 111 Dodd, Ian and Pratt, Gary (Mentor Graphics Corporation, USA)
- 16:45 IBIS Modeling of DDR2 in Conjunction with Linear . . . . 120 Channel Analysis Dodd, Ian (Mentor Graphics Corporation, USA)
- 17:20 Concluding Items
- 17:30 END OF IBIS SUMMIT MEETING - Final Vendor Tables and Teardown

\_\_\_\_\_






























































































































Wra	ap into IBIS 4.2
VVId	<pre>[************************************</pre>
	L   Cyp   min   meax     R_pkg   0.001   0.001   0.001     L_pkg   1e-013   1e-013   0.015     C_pkg   1e-015   1e-015   1e-015     [""""""""""""""""""""""""""""""""""""
	Al txoutp pcie_behav 0.086 4.3e-009 0.72e-012   Bit txoutn pcie_behav 0.086 4.3e-009 0.72e-012   Base test_single behav_base behav_base   [Diff Pin] inv_pin vdiff tdelay_typ tdelay_max   Al Bi 200mv 0 0   [Model] pcie_behav 0 0   [Model] pcie_behav 1 need to use *_diff for ture differential pair models   Nodel_type 0utput_diff 1 1 1
I	cādenco

























































































































































































































































































© JEITA 2006. All Rights Reserved.

31



























TANGENT	begin
MEASUREMENT	measure the setup time tangent
Wait for vref crossing	<pre>wait until VREFDC; wait for a crossing of correct direction max_slope:=0.0; data_point_cntr:=0; setup_crossing &lt;= 0.0*sec; while out win externe all the determined while we crossing</pre>
Store data points	<pre>data_point_v(data_point_cntr) := Nin'reference; data_point_v(data_point_cntr) := now;</pre>
Wait for vix_ac cross	<pre>wait on vix_ac, ASP; wait for next event data_point_cntr := data_point_cntr + 1;</pre>
Calculate the slope from each point to the vix_ac crossing point	<pre>end loop; go on to find the maximum slope setup_crossing &lt;= now; for i in min_slope to data_point_cntr-1 loop     slope := (crossing_point_v - data_point_v(i)) /         (crossing_point_t - data_point_t(i));</pre>
Return the maximum slope	<pre>if slope &gt; max_slope then max_slope:=slope; end if; end loop; setup_slope &lt;= max_slope;</pre>
Wait for vix_dc	measure the hold tangent
crossing	<pre>wait until not vix_dc; wait for opposite crossing of vix_dc max slope := 0.0:</pre>
Calculate the slope	crossing_point_v := Vin'reference; crossing_point_t:=now;
point back to the	while not VREFDC'event loop
vix_dc crossing	<pre>wait on VREFDC, ASP ; slope := -(Vin'reference - crossing_point_v) /</pre>
Wait for vref crossing	<pre>(now - crossing_point_t); if slope &gt; max slope then max slope := slope; end if;</pre>
	end loop;
Return the max slope	end process;
	(error and exception handling removed for clarity)
Graphics	IBIS Open Forum, China, 27th October 2006













































