

Virtual Asian IBIS Summit (Tokyo)

DDR memory system simulation method

November 12, 2021


KEI Systems
Shinichi Maeda

OVERVIEW

- (LP)DDR Memory has 5 generations
- Every generation is x2 speed and lower Vdd from previous
- Higher speed makes it difficult to design PCB system
- New generation DDR implements new features to make PCB design easier
- New features require changes to simulation methods

(LP)DDR Speed/Vdd

- JEDEC



(LP)DDR Features on Generation

- JEDEC

Item	DDR	LPDDR	DDR2	LPDDR2	DDR3	LPDDR3	DDR4	LPDDR4	DDR5	LPDDR5
Rerelease	2000/06	2008	2004	2010	2007	2012/5	2012/9	2014/8	2020/7	2019/7
Transfer Speed(gBPS)	200~400M	200~400M	400~800	400~1066	800~2066	800~1600	1600~3200	1600~3200	3200~6400	3200~6400
Clock(Hz)	100~200M	100~200M	200~400M	200~533M	400~1033	400~800	800~1600	800~1600	1600~3200	1600~3200
Vdd/Vddq	2.5	1.8	1.8	1.2	1.5	1.2	1.2	1.1/0.6	1.1	1.05/0.5
Output Impedance	Full/Half	Full/Half	Full/Reduc e	34/48/60/80/120	30/40	34/48	34/40	34/40	*	*
ODT	Value	—	—	50/75/150/OFF	—	20/30/40/60/120/OFF	34.3/40/60/80/120/OFF	34/40/48/60/80/120/20/120/240/40/OFF	40/48/60/80/120/20/120/240/OFF	*
	Pull	—	—	Vdd/2	—	Vdd/2	—	Vdd	Vdd	Vdd
Training	—	—	—	—	—	—	○	○	○	○
Equalizer/E mphasys	—	—	—	—	—	—	—	—	○	○
Strage	16Mb~256Mb	64Mb~2Gb	128Mb~4Gb	64Mb~32Gb	512Mb~8Gb	1Gb~32Gb	2Gb~16Gb	4Gb ~32Gb	8Gb~64Gb	4Gb ~32Gb

DDR vs. LPDDR


- DDR
 - Application: HPC, PC, Built-in System
 - High-end Performance: Speed, Memory Size
 - Connect multiple memories
 - BGA
 - DIMM/SIMM Module
- LPDDR
 - Application: Mobile device
 - Low Power First, next size then speed, memory size
 - Connect one or a few memories
 - POP (Package-on-Package), Flip Chip, BGA

DDR Technologies

- DDR
 - Lower Power
 - Green Energy
 - Data Center, Super Computer
- LPDDR
 - Higher Speed, More Memory Size
 - High Performance Mobile Device
 - Smart Phone, Mobile Game, 5G
- DDR4/LPDDR4
- DDR5/LPDDR5

DDR~DDR3 System Simulation

- Basic Simulation Flow




DDR~DDR3

- Features for PCB Design
 - Multi-Driver Strength
 - Multi-Value ODT (DDR2)
 - Fly-by (DDR3)
- Considerations
 - Typical/Worst
 - Derating


Tolerance of IC Characteristics

- Drive: Slow - Fast
- Receiver: Slow - Fast
- IO Model
 - Fast/Typical/Slow
 - Driver: Output Impedance Ramp
 - Receiver: Threshold Voltage
- C Comp, Package L/C/R
- Vcc Voltage
 - $V_{typ} \pm 5\text{--}10\%$
- IC Temperature




Typ vs. Corner


- Fast



Typ



Slow



- DDR4 Z400


- Driver: DQ
- Receiver: DQ

	R_load = 50			
	typ	min	max	
dV/dt_r	4.1235E-01/6.4489E-11	3.8046E-01/8.4106E-11	4.4653E-01/5.2562E-11	
*****	*****	*****	*****	*****
[Falling Waveform]				
V_fixture = 1.2V				
V_fixture_min = 1.14V				
V_fixture_max = 1.26V				
R_fixture = 500hm				
C_fixture = 0F				
	Time	V(typ)	V(min)	V(max)
	0.00000000E+00	1.19999848E+00	1.13999700E+00	1.25999947E+00
	5.00000000E-12	1.19999849E+00	1.13999700E+00	1.25999948E+00
	1.00000000E-11	1.19999849E+00	1.13999700E+00	1.25999948E+00

KEI Systems



DDR3 System Simulation

- IBIS Model
 - Timing Simulation
 - Bus Simulation (Crosstalk)
 - 8 Bit Parallel Signals
 - PRBS
 - Power Aware
 - Eye Pattern
 - Derating
 - Worst Case/Typical Case
 - Margin/Yield Rate



DDR4/LPDDR4

- New Features
 - DQ Vref Training/ZQ calibration
 - Support Eye Mask
 - No more Derating



DDR4/LPDDR4 System Simulation


- IBIS Model

- Timing Simulation
 - Bus Simulation (Crosstalk)
 - 8 Bit Parallel Signals
 - PRBS
 - Power Aware
 - Eye Mask
 - No More Derating

- Best Case Analysis
 - Any One Case is Good, Real Should be Better

- IBIS-AMI (Idea)

- Auto Model Selector
- Crosstalk Analysis, SSN Analysis



DDR5/LPDDR5

- New Features
 - Analog Driver/Receiver
 - Emphasis
 - Equalizer
 - Feature of PCI Express/High Speed Serial
 - Separate Clock/DQ Write/DQ Read
 - CMD/Address is Slower than DQ

DDR5 Simulation

- IBIS-AMI
 - Emphasis, Equalization: IBIS Model Supports Driver/Receiver
 - Crosstalk Analysis?
 - SSN Effect?



Reference

- “Is Typ. Analysis Enough? What Is Corner Condition?”
S.Maeda, 2016 Asian IBIS Summit Tokyo