

## **WELCOME FROM MIKE LABONTE, IBIS OPEN FORUM**

Ladies and Gentlemen,

As chair of the IBIS Open Forum it is my pleasure to welcome you to the 2018 Asian IBIS Summit in Shanghai and to thank you for your presentations and participation. We are grateful to our sponsors Huawei Technologies, IO Methodology, Mentor, a Siemens Business, Synopsys, Teledyne LeCroy, and ZTE Corporation for making this event possible.

Since 1993 IBIS has provided the digital electronics industry with specifications to make signal, timing, and power integrity analyses much easier and faster. With the introduction of IBIS-AMI in 2008, the IBIS community generated new energy for high speed electronic design. IBIS is now known by engineers worldwide and is a required technology for many applications.

Support for IBIS in Asia has been strong, and the IBIS Open Forum looks forward to continued innovation and contributions from technology companies in Asia.

Thank you!



Mike LaBonte  
SiSoft  
Chair, IBIS Open Forum

## WELCOME FROM MIKE LABONTE, IBIS OPEN FORUM

女士们先生们，

作为 IBIS 开放论坛的主席，我高兴地欢迎您参加 2018 年上海亚洲 IBIS 峰会，感谢您的介绍和参与。我们非常感谢我们的赞助商华为技术有限公司，IO Methodology Inc.，Mentor-a Siemens Business，Synopsys，Teledyne LeCroy 和中兴通讯，为此事件做出了可能。

自 1993 年以来，IBIS 为数字电子行业提供了使信号，时序和电源完整性分析更容易和更快速的规范。随着 IBIS-AMI 在 2008 年的推出，IBIS 社区为高速电子设计创造了新的能量。IBIS 现在已被世界各地的工程师所了解，是许多应用所需的技术。

IBIS 在亚洲的支持一直很强，IBIS 开放论坛期待着亚洲技术公司的不断创新和贡献。

谢谢！



Mike LaBonte (迈克 拉邦地)  
SiSoft 公司  
主席，IBIS 开放论坛

## **WELCOME FROM HANG YAN, HUAWEI TECHNOLOGIES**

Ladies and Gentlemen,

On behalf of Huawei Technologies, welcome to the 14th annual Asian IBIS Summit (China). I would like to express my appreciation to IBIS Open Forum and all the sponsors for co-organizing this event.

Since 2005, IBIS Asian Summit in China has been the top-level international conference in high speed digital design society in China. I am looking forward to work with IBIS members in China, and to expand our participations in the region. With the demand of high speed design, modeling and simulation technology will still be the key to find the solution. Accuracy, efficiency and complexity are the challenge we are facing now. Intelligence and digitization will be the trend.

Huawei has actively involved in all IBIS society's events. We hope to resolve high speed link issues with IBIS Open Forum, EDA vendors and IC vendors. Your comments and suggestions will be deeply appreciated! And any suggestion for China region technical discussion and activity are also welcome!

Welcome all of you to Shanghai! Hope you will enjoy all the technical discussions and sharing throughout the meeting, and have a nice journey!

Thank you!

Hang Yan

Huawei Technologies

## WELCOME FROM HANG YAN, HUAWEI TECHNOLOGIES

各位专家，各位来宾：

我代表华为公司，欢迎大家来参加第 14 届亚洲 IBIS 技术研讨会，衷心地感谢 IBIS 协会组织本次会议。

自从 2005 年以来，IBIS 技术研讨会已经成为了中国高速设计领域的一次盛会。我很高兴有机会与 IBIS 协会一起促进和扩大在该领域的分享。在未来的高速设计中，模型和仿真技术仍将是解决问题的重要手段，准确度、速度和复杂度是我们面临的挑战，智能化和数字化是未来的方向。

华为积极参与各项 IBIS 活动，希望与 IBIS 协会、EDA 软件、芯片公司一道来共同解决许多高速链路设计上的挑战，欢迎大家会上讨论。同时也欢迎大家对我们中国区在 IBIS 技术讨论和组织上提出建议。

欢迎 IBIS 专家来到上海，希望你们能够喜欢所有的技术讨论和会议分享，度过美好一天。

谢谢大家  
华为公司 严航

## AGENDA AND ORDER OF THE PRESENTATIONS

(The actual agenda might be modified)

---

I B I S S U M M I T M E E T I N G A G E N D A

9:00	<b>SIGN IN</b> - Vendor Tables Open at 8:30	
9:30	<b>WELCOME</b> - Yan, Hang (Paul) (Huawei Technologies, China) - LaBonte, Mike (Chair, IBIS Open Forum) (SiSoft, USA)	
9:40	<b>IBIS Update</b> . . . . . LaBonte, Mike (SiSoft USA)	7
9:55	<b>How to Fix DDR4 Signal Integrity Issue about "Pin" and "Die"</b> . . . . . Meng, Liqiang; Zhu, Shunlin (ZTE Corporation, China)	13
10:25	<b>BREAK</b> (Refreshments and Vendor Tables)	
10:45	<b>Model Correlation for IBIS-AMI</b> . . . . . Xie*, Wenyan; Wang*, Guohua; Zhang*, David; Ekholm**; Anders (Ericsson, *China, **Sweden)	24
11:35	<b>SI Test and Simulation Correlation of 56G PAM4 Eye Diagram for 400G Switch</b> . . . . . Shi, Bowen; Feng, Sophia (Celestica, China)	39
12:00	<b>FREE BUFFET LUNCH</b> (Hosted by Sponsors) - Vendor Tables	

## AGENDA AND ORDER OF THE PRESENTATIONS (Continued)

13:30	<b>A Practical Methodology for SerDes Design</b> . . . . .	<b>46</b>
	Zhang*, Amy; Wang*, Guohua; Zhang*, David; Mahmood**, Zilwan; Ekholm**, Anders (Ericsson, *China, **Sweden)	
14:00	<b>Study of DDR Asymmetric Rt/Ft in Existing IBIS-AMI Flow</b> . . . . .	<b>56</b>
	Huang#, Wei-hsing; Shih##, Wei-kai (SPISim, #USA, ##Japan)	
14:30	<b>BREAK</b> (Refreshments and Vendor Tables))	
14:50	<b>Characterizing and Modeling of a Clamped Non-Linear CTE/AGC</b> . . . . .	<b>64</b>
	Liang, Skipper (Cadence Design Systems, China)	
15:40	<b>DISCUSSION</b>	
16:10	<b>CONCLUDING ITEMS</b>	
17:30	<b>END OF IBIS SUMMIT MEETING</b>	

---

# IBIS Update



<http://www.ibis.org/>

Mike LaBonte  
SiSoft  
Chair, IBIS Open Forum

2018 Asian IBIS Summit  
Shanghai, P. R. China  
November 14, 2018

IBIS Update


1

## Organization

# 25 IBIS Members



Number of Members by Year



IBIS Update

2

Organization

## IBIS Officers 2018-2019

Chair: *Mike LaBonte, SiSoft*  
Vice-Chair: *Lance Wang, IO Methodology Inc.*  
Secretary: *Randy Wolff, Micron Technology*  
Treasurer: *Bob Ross, Teraspeed Labs*  
Librarian: *Anders Ekholm, Ericsson*  
Postmaster: *Curtis Clark, ANSYS*  
Webmaster: *Mike LaBonte, SiSoft*



IBIS Update

3

Organization

## IBIS Meetings

- Weekly teleconferences
  - Quality Task Group (Tuesdays)
  - Advanced Technology Modeling Task Group (Tuesdays)
  - Interconnect Task Group (Wednesdays)
  - Editorial Task Group (some Fridays)
- IBIS Open Forum teleconference every 3 weeks
  - 480 meetings so far
- IBIS Summit meetings: DesignCon, IEEE SPI, EDICON USA, EPEPS, Shanghai, Taipei, Tokyo



IBIS Update

4

Organization

## SAE ITC

- SAE Industry Technologies Consortia is the parent organization of the IBIS Open Forum
- IBIS is assisted by SAE employees José Godoy, Phyllis Gross, Dorothy Lloyd
- SAE ITC provides financial, legal, and other services
- <http://www.sae-itc.org/>



IBIS Update

5

Organization

## Task Groups

- Interconnect Task Group
  - Chair: Michael Mirmak
  - [http://ibis.org/interconn\\_wip/](http://ibis.org/interconn_wip/)
  - Develop on-die/package/module/connector interconnect modeling BIRDs
- Advanced Technology Modeling Task Group
  - Chair: Arpad Muranyi
  - [http://ibis.org/atm\\_wip/](http://ibis.org/atm_wip/)
  - Develop most other technical BIRDs
- Quality Task Group
  - Chair: Mike LaBonte
  - [http://ibis.org/quality\\_wip/](http://ibis.org/quality_wip/)
  - Oversee IBISCHK parser testing and development
- Editorial Task Group
  - Chair: Michael Mirmak
  - [http://ibis.org/editorial\\_wip/](http://ibis.org/editorial_wip/)
  - Produce IBIS Specification documents

BIRD = Buffer Issue Resolution Document

IBIS Update

6

Specification Development

## IBIS Milestones

I/O Buffer Information Specification


- 1993-1994 **IBIS 1.0-2.1:**
  - Behavioral buffer model (fast simulation)
  - Component pin map (easy EDA import)
- 1997-1999 **IBIS 3.0-3.2:**
  - Package models
  - Electrical Board Description (EBD)
  - Dynamic buffers
- 2002-2006 **IBIS 4.0-4.2:**
  - Receiver models
  - AMS languages
- 2007-2012 **IBIS 5.0-5.1:**
  - IBIS-AMI SerDes models
  - Power aware
- 2013-2015 **IBIS 6.0-6.1:**
  - PAM4 multi-level signaling
  - Power delivery package models
- **2019? IBIS 7.0**

Other Work

- 1995: **ANSI/EIA-656**
  - IBIS 2.1
- 1999: **ANSI/EIA-656-A**
  - IBIS 3.2
- 2001: **IEC 62014-1**
  - IBIS 3.2
- 2003: **ICM 1.0**
  - Interconnect Model Specification
- 2006: **ANSI/EIA-656-B**
  - IBIS 4.2
- 2009: **Touchstone 2.0\***
- 2011: **IBIS-ISS 1.0**
  - Interconnect SPICE Subcircuit specification

*Current development*

IBIS Update 7



Specification Development

## Possible IBIS 7.0 Timeline

Meeting Date	Milestone
4/21/2017	Vote to establish 7.0 as the next IBIS version passes.
...	<i>BIRD review and acceptance (30 meetings)</i>
7/20/2018	7.0 BIRD set accepted.
...	<i>Editorial task group drafts IBIS 7.0</i>
12/21/2018	Editorial announces IBIS 7.0 ready. Review period begins
1/11/2019	
2/8/2019	Vote to ratify 7.0 scheduled for next meeting
3/1/2019	IBIS 7.0 ratified



IBIS Update

9

Specification Development

## BIRDs Included in IBIS 7.0

BIRD	Title
147.6	Back-channel Support
165	Parameter Passing Improvements for [External Circuit]s
179	New IBIS-AMI Reserved Parameter Special_Param_Names
180	Require Unique Pin Names in [Pin]
182	POWER and GND [Pin] signal_name as [Pin Mapping] bus_label
183	[Model Data] Matrix Subparameter Terminology Correction
184.2	Model_name and Signal_name Restriction for POWER and GND Pins
185.2	Section 3 Reserved Word Guideline Update
186.4	File Naming Rules
187.3	Format and Usage Out Clarifications
188.1	Expanded Rx Noise Support for AMI
189.6	Interconnect Modeling Using IBIS-ISS and Touchstone
191.2	Clarifying Locations for Si_location and Timing_location
192.1	Clarification of List Default Rules
193	Figure 29 corrections
194	Revised AMI Ts4file Analog Buffer Models
196.1	Prohibit Periods at the End of File Names

IBIS Update

10

Specification Development

## BIRDS Excluded from IBIS 7.0

BIRD	Title
166.2	Resolving problems with Redriver Init Flow
181.1	I-V Table Clarifications
190	Clarification for Redriver Flow
195.1	Enabling [Rgnd] and [Rpower] Keywords for Input Models

Green = Approved BIRD

IBIS Update

11

## [Thank You]



IBIS Open Forum:  
Web: <http://www.ibis.org>  
Email: [ibis-info@freelists.org](mailto:ibis-info@freelists.org)

We welcome participation  
by all IBIS model makers,  
EDA tool vendors, IBIS model  
users, and interested parties.

IBIS Update

12

ZTE中兴

## How to Fix DDR4 Signal Integrity Issue about “Pin” and “Die”

Meng Liqiang, Zhu Shunlin

Meng.liqiang@zte.com.cn ; zhu.shunlin@zte.com.cn

Asian IBIS Summit, Shanghai, China, November 14, 2018



### Agenda

- Overview
- “Pin” and “Die” Specification in IBIS Model
- Comparative Analysis of two Simulation Cases
- Design Considerations for the Next Generation of DDR
- Summary

## Overview DDRx Evolution Trend

### JEDEC Standards for DDRx


- DDR4 JESD79-4B JUNE 2017
- DDR5 publication is forecasted for 2018 [Ref2]

### DDRx Speed

- DDR4 3200MT/S
- DDR5 reach up to 6400MT/S

### DDRx Model

- DDR4 [IBIS ver] 5.1
- DDR5 [IBIS ver] ?



[Ref1]

Ref1: DDR4/LPDDR4: A Practical Design Methodology for High-Speed Memory Systems ,April 12th, 2015. page7, Keysight, Stephen Slater.  
[https://www.keysight.com/upload/cmc\\_upload/All/HSDSeminarPaper1.pdf](https://www.keysight.com/upload/cmc_upload/All/HSDSeminarPaper1.pdf)  
 Ref2 :<https://www.jedec.org/news/pressreleases/jedec-ddr5-nvdimm-p-standards-under-development>

3

© ZTE All rights reserved

ZTE中兴

## Agenda

- Overview
- **“Pin” and “Die” Specification in IBIS Model**
- Comparative Analysis of two Simulation Cases
- Design Considerations for the Next Generation of DDR
- Summary

### [Package]& [Pin] Information in IBIS Model


- The [Package Model] data overrides the values in the [Package] keyword. Regardless, the data listed under the [Package] keyword must still contain valid data.
- Six columns for Pin can be used to override the default package values (specified under [Package]) FOR THAT PIN ONLY. When using six columns, the headers R\_pin, L\_pin, and C\_pin must be listed.[Ref3]
- Priority ranking [Package Model] > [Pin] > [Package]

```
[Package]
variable      typ          min          max
R_pkg         200.00n     100.00n     300.00n
L_pkg         2.00nH      1.00nH      3.00nH
C_pkg         1.35pF      1.20pF      1.50pF

[Pin]
signal_name   model_name  R_pin       L_pin       C_pin
AM56  DDRA_A0_A7A8  d4_addr    3.30E+03nOhm  5.33E+00nH  2.81E+00pF
AM51  DDRA_A10     d4_addr    2.56E+03nOhm  4.19E+00nH  1.62E+00pF
AT54  DDRA_A11     d4_addr    3.28E+03nOhm  5.16E+00nH  2.57E+00pF
AR54  DDRA_A12     d4_addr    3.31E+03nOhm  5.20E+00nH  2.60E+00pF
AN49  DDRA_A13     d4_addr    1.84E+03nOhm  3.24E+00nH  1.54E+00pF

[Pin]      signal_name   model_name  R_pin       L_pin       C_pin
A31       c0_ddr4_dqs_c[3] | HF_FOD12_DCI_F_OUT40_IN60_PE2400

[Package Model]  Controller D
```



- There may be some misunderstanding between R\_pin /L\_pin/C\_pin and R\_pkg/L\_pkg/C\_pkg when running corner simulation, Which one will the tool call?

Ref3: I/O Buffer Information Specification IBIS Version 6.1 page 21, [http://ibis.org/ver6.1/ver6\\_1.pdf](http://ibis.org/ver6.1/ver6_1.pdf)


### [Package]& [Pin] Information in IBIS File

There may be some misunderstanding between Package typ min max in model and Slow-Weak , Typical , Fast-Strong mode in simulation because R\_pin/L\_pin/C\_pin has only one value for specified pin, but [Package] has three different value.


The typical (typ) column must be specified. If data for the other columns are not available, they must be noted with "NA", so three experiments show that R\_pin, L\_pin, and C\_pin only override the default package typical values. For example, experiment 2 with/without Package model under slow corner simulation, they have the same waveform.

```
[Component]      DRAM
[Manufacturer]   VendorC
[Package]        Generic
[Package]
variable      typ          min          max
R_pkg         0.0001n     99.3n       1875n
L_pkg         0.0001nH    1.39nH      11.94nH
C_pkg         0.0001pF    1.44pF      5.68pF


[Pin]
signal_name   model_name  R_pin       L_pin       C_pin
BC55  DDRA_DO_0     d4_dq      NA          NA          NA
BB54  DDRA_LDC1     d4_dq      3.77E+03nOhm  6.02E+00nH  2.71E+00pF
AM56  DDRA_A0_A7A8  d4_addr    3.30E+03nOhm  5.33E+00nH  2.81E+00pF
```




Experiment 1 Using BC55 and BB54 pin for typical corner simulation



Experiment 2 Using BC55 for Slow corner simulation by setting Package min with default and NA value



Experiment 3 Use BC55 for Fast-Strong corner simulation by setting Package max with default and NA value



## Si\_location and Timing\_location

Model default location

- Si\_location pin
- Timing\_location pin

### 5 COMPONENT DESCRIPTION

**Keyword:** [Component]  
**Required:** Yes  
**Description:** Marks the beginning of the IBIS description of the integrated circuit named after the keyword.  
**Sub-Params:** Si\_location, Timing\_location  
**Usage Rules:** If the .ibs file contains data for more than one component, each section must begin with a new [Component] keyword. The length of the component name must not exceed 40 characters, and blank characters are allowed.  
**NOTE:** Blank characters are not recommended due to usability issues.  
 Si\_location and Timing\_location are optional and specify where the Signal Integrity and Timing measurements are made for the component. Allowed values for either subparameter are "Die" or "Pin". The default location is at the "Pin".  
**Example:**  

```
[Component]      7403398 MC452
|
| Si_location Pin | Optional subparameters to give measurement
| Timing_location Die | location positions
```

Modify for auto measurement

- Si\_location Die
- Timing\_location Die

```
[Component]      DDR4_Controller
Timing_location Die ←
[Manufacturer]   A
[Package]        Generic
[Package]
| variable      typ          min          max
R_pkg           200.00m      100.00m      300.00m
L_pkg           2.00nH         1.00nH       3.00nH
C_pkg           1.35pF             1.20pF       1.50pF
|
| [pin] signal_name  model_name R_pin      L_pin      C_pin
ANS6  DDRA_A0_A7A8  d4_addr   3.30E+03mOhm 5.33E+00nH 2.81E+00pF
ANS1  DDRA_A10      d4_addr   2.56E+03mOhm 4.19E+00nH 1.62E+00pF
ATS4  DDRA_A11      d4_addr   3.29E+03mOhm 5.16E+00nH 2.57E+00pF
ARS4  DDRA_A12      d4_addr   3.31E+03mOhm 5.20E+00nH 2.60E+00pF
```

Ref3: I/O Buffer Information Specification IBIS Version 6.1 page 20 · [http://ibis.org/ver6.1/ver6\\_1.pdf](http://ibis.org/ver6.1/ver6_1.pdf)

7

© ZTE All rights reserved

ZTE中兴



## Agenda

- Overview
- "Pin" and "Die" Specification in IBIS Model
- **Comparative Analysis of two Simulation Cases**
- Design Considerations for the Next Generation of DDR
- Summary

### Introduction of Two DDR4 Simulation Cases



#### Case1: Pin VS Die

- DQ read
- Simulation @3200Mbps
- Point to Point



#### Case2: Pin VS Die


- CMD
- Simulation @2133Mbps 1T mode
- T Topology




Package can cause rings and non-monotonicity when doing simulation or testing

### What is the Root Cause of this Signature for Case1 Pin Vs Die

- Simulation @3200Mbps, 1T mode
- PRBS 7



zoom in



### What is the Root Cause of this Signature for Case1 Pin Vs Die

- Pin Information: L\_pin and C\_pin value contribute the TD of the package

[Package]	variable	typ	min	max
	R_pkg	200 00m	100 00m	300 00m
	L_pkg	2.00nH	1.00nH	3.00nH
	C_pkg	1.35pF	1.20pF	1.50pF

[pin]	signal_name	model_name	R_pin	L_pin	C_pin
BC55	DDRA_DQ_0	d4_dq	3.77E+03mOhm	6.02E+00nH	2.73E+00pF
ANS6	DDRA_AD_A7A8	d4_addr	3.30E+03mOhm	5.33E+00nH	2.91E+00pF
ANS1	DDRA_A10	d4_addr	2.56E+03mOhm	4.19E+00nH	1.62E+00pF




- Verification: Set R\_pkg/L\_pkg/C\_pkg to Zero, the waveform is same between Pin and Die

variable	typ	min	max
R_pkg	0.001m	NA	NA
L_pkg	0.001nH	NA	NA
C_pkg	0.001pF	NA	NA

[pin]	signal_name	model_name	R_pin	L_pin	C_pin
BC55	DDRA_DQ_0	d4_dq	NA	NA	NA
ANS6	DDRA_AD_A7A8	d4_addr	3.30E+03mOhm	5.33E+00nH	2.81E+00pF



11

© ZTE All rights reserved



ZTE中兴

### What is the Root Cause of this Signature for Case1 Pin Vs Die

Transmission-line properties

Names: TL10  
 Z0: 47.0 ohms  
 Delay: 0.128 ns  
 R: 3.770 ohms  
 Comment: Simple  
 L = 6.0 nH  
 C = 2.7 pF

- Simulation @667Mbps
- R\_pin = 3.77mohm, L\_pin = 6.02nH, C\_pin = 2.73pF
- Use transmission line TL10 matching pin parameter well
- Equivalent discrete R L C value R/L/C\_pin have Similar envelope as T LINE
- All observation points are at the die




12

© ZTE All rights reserved

ZTE中兴

### What is the Root Cause of this Signature for Case1 Pin Vs Die

- Transmission-line properties
- Name: TL10
  - Z0: 47.0 ohms
  - Delay: 0.128 ns
  - R: 3.770 ohms
  - Comment: Simple
  - L = 6.0 nH
  - C = 2.7 pF
- Simulation @3200Mbps
  - Transmission line TL10 still works well
  - Equivalent discrete R L C value distorts the waveform as the frequency goes up
  - If a transmission line that has a time delay of TD, we wish to approximate it with an n-section lumped-circuit model
  - All observation points are at the die




13

© ZTE All rights reserved

ZTE中兴

### What is the Root Cause of this Signature for Case1 Pin Vs Die

- Transmission-line properties
- Name: TL10
  - Z0: 47.0 ohms
  - Delay: 0.021 ns
  - R: 3.770 ohms
  - Comment: Simple
  - L = 997.0 pH
  - C = 446.8 fF
- Simulation @3200Mbps
  - If a transmission line that has a time delay of TD and we wish to approximate it with an n-section lumped-circuit model
  - $C_{total} = TD/Z0 = 0.128ns/470hm = 2.7pF$
  - $L_{total} = Z0 \times TD = 47 * 0.128 = 6.016nH$
  - $n > 3.5 * 0.128 / 0.072$  (20%~80% rise time) = 6
  - 6-Section Lumped Circuit Model compared with the T line well





from SIGNAL AND POWER INTEGRITY—SIMPLIFIED SECOND EDITION Eric Bogatin page 305

© ZTE All rights reserved


ZTE中兴

### What is the Root Cause of this Signature for Case2 Pin Vs Die

Measurement base the same topology with 2133Mbps DDR4 1T mode



With medium controller model



With fast controller model


15

© ZTE All rights reserved



### What is the Root Cause of this Signature for Case2 Pin Vs Die

Measurement on same topology with 2133Mbps DR4 1T mode, Controller C  
Unfortunately, just have one type controller mode. Topology needed adjustment.



16

© ZTE All rights reserved





## Agenda

- Overview
- “Pin” and “Die” Specification in IBIS Model
- Comparative Analysis of two Simulation Cases
- **Design Considerations for the Next Generation of DDR**
- Summary

## Design Considerations for the Next Generation of DDR

- System Designers
  - ✓ Impact on DDRX when using “Low loss” and “Ultra-low-loss” materials for high speed I/O design
  - ✓ Short, more reflective channel, wider lines
  - ✓ Different load, DRAM number from 1 to 9, single or twin Die
  - ✓ SI-PI “co-simulation”
  - ✓ Full coverage for both all DDRx nets and different vendor models
- Model Creators
  - ✓ [Pin] name is physical pin name A1, A2, A3, B1; Not 1, 2, 3
  - ✓ Tx: FIR; Rx: CTLE, FFE, DFE for ISI
  - ✓ Types of effects need to be simulated, Simultaneous Switching Noise with Power Aware
  - ✓ Power Delivery (PDN) Network
  - ✓ Single ended and differential signals
- EDA Tool Vendors
  - ✓ Support SI-PI “co-simulation”
  - ✓ Multi channels simulations
  - ✓ Batch simulation
  - ✓ Automatic measurement and report generation

1.8 © ZTE All rights reserved ZTE中兴



## Agenda

- Overview
- “Pin” and “Die” Specification in IBIS Model
- Comparative Analysis of two Simulation Cases
- Design Considerations for the Next Generation of DDR
- **Summary**


## Summary

- The non-monotonic waveform of the pin is a common phenomenon in the test sections and simulation
- Use transmission line matching Package parameters well
- The deterioration of pin waveform over “Die” is in accordance with the expected simulation, but there are exceptions
- From system application's perspective, it is recommended that the coming DDR5 models and tools can support all the DDRx nets and SI-PI co-simulation

20

© ZTE All rights reserved







# MODEL CORRELATION FOR IBIS-AMI

Asian IBIS Summit, Shanghai, China, November 14, 2018

Authors:

Wenyan Xie, Guohua Wang, David Zhang, Anders Ekholm

## AGENDA



- › Why IBIS-AMI correlation
- › Correlation methodology for TX
- › Correlation methodology for RX
- › Correlation criteria
- › Question and suggestion


# AGENDA



- › Why IBIS-AMI correlation
- › Correlation methodology for TX
- › Correlation methodology for RX
- › Correlation criteria
- › Question and suggestion

Model Correlation for IBIS-AMI | Ericsson Presentation | © Ericsson AB 2018 | November 2018 | Page 3 (30)

# WHY CORRELATION FOR IBIS-AMI




Model Correlation for IBIS-AMI | Ericsson Presentation | © Ericsson AB 2018 | November 2018 | Page 4 (30)

## WHY CORRELATION FOR IBIS-AMI



- › Correlation not only can verify simulation model's accuracy, but also can increase the verification coverage once model is matched to real tests. With the correlation, the simulation results can be the part of verification to cover some cases that measurement can not touch.



Model Correlation for IBIS-AMI | Ericsson Presentation | © Ericsson AB 2018 | November 2018 | Page 5 (30)

## AGENDA




- › Why IBIS-AMI correlation
- › Correlation methodology for TX
- › Correlation methodology for RX
- › Correlation criteria
- › Question and suggestion

Model Correlation for IBIS-AMI | Ericsson Presentation | © Ericsson AB 2018 | November 2018 | Page 6 (30)


# CORRELATION METHODOLOGY FOR TX



## Procedure



## Example





Model Correlation for IBIS-AMI | Ericsson Presentation | © Ericsson AB 2018 | November 2018 | Page 7 (30)

# CORRELATION METHODOLOGY FOR TX



## Procedure




Model Correlation for IBIS-AMI | Ericsson Presentation | © Ericsson AB 2018 | November 2018 | Page 8 (30)

# CORRELATION METHODOLOGY FOR TX



## Procedure




Item	INDUCTIVE(L)	CAPACITIVE(C)	RESISTIVE(R)	INDUCTIVE(L)	CAPACITIVE(C)	RESISTIVE(R)	Item	INDUCTIVE(L)	CAPACITIVE(C)	RESISTIVE(R)	INDUCTIVE(L)	CAPACITIVE(C)	RESISTIVE(R)	Item	INDUCTIVE(L)	CAPACITIVE(C)	RESISTIVE(R)
Case1	0	0	0	0	0	0	Case17	8	5	0	0	0	0	Case33	8	10	5
Case2	1	0	0	0	0	0	Case18	8	10	0	0	0	0	Case34	8	10	0
Case3	2	0	0	0	0	0	Case19	8	15	0	0	0	0	Case35	8	15	0
Case4	3	0	0	0	0	0	Case20	8	20	0	0	0	0	Case36	8	20	0
Case5	4	0	0	0	0	0	Case21	8	25	0	0	0	0	Case37	8	25	0
Case6	5	0	0	0	0	0	Case22	8	30	0	0	0	0	Case38	8	30	0
Case7	6	0	0	0	0	0	Case23	8	35	0	0	0	0	Case39	8	35	0
Case8	7	0	0	0	0	0	Case24	8	40	0	0	0	0	Case40	8	40	0
Case9	8	0	0	0	0	0	Case25	8	45	0	0	0	0	Case41	8	45	0
Case10	9	0	0	0	0	0	Case26	8	50	0	0	0	0	Case42	8	50	0
Case11	10	0	0	0	0	0	Case27	8	55	0	0	0	0	Case43	8	55	0
Case12	11	0	0	0	0	0	Case28	8	60	0	0	0	0	Case44	8	60	0
Case13	12	0	0	0	0	0	Case29	8	65	0	0	0	0	Case45	8	65	0
Case14	13	0	0	0	0	0	Case30	8	70	0	0	0	0	Case46	8	70	0
Case15	14	0	0	0	0	0	Case31	8	75	0	0	0	0	Case47	8	75	0
Case16	15	0	0	0	0	0	Case32	8	80	0	0	0	0	Case48	8	80	0
Case17	8	5	0	0	0	0	Case33	8	85	0	0	0	0	Case49	8	85	0
Case18	8	10	0	0	0	0	Case34	8	90	0	0	0	0	Case50	8	90	0
Case19	8	15	0	0	0	0	Case35	8	95	0	0	0	0	Case51	8	95	0
Case20	8	20	0	0	0	0	Case36	8	100	0	0	0	0	Case52	8	100	0
Case21	8	25	0	0	0	0	Case37	8	105	0	0	0	0	Case53	8	105	0
Case22	8	30	0	0	0	0	Case38	8	110	0	0	0	0	Case54	8	110	0
Case23	8	35	0	0	0	0	Case39	8	115	0	0	0	0	Case55	8	115	0
Case24	8	40	0	0	0	0	Case40	8	120	0	0	0	0	Case56	8	120	0
Case25	8	45	0	0	0	0	Case41	8	125	0	0	0	0	Case57	8	125	0
Case26	8	50	0	0	0	0	Case42	8	130	0	0	0	0	Case58	8	130	0
Case27	8	55	0	0	0	0	Case43	8	135	0	0	0	0	Case59	8	135	0
Case28	8	60	0	0	0	0	Case44	8	140	0	0	0	0	Case60	8	140	0
Case29	8	65	0	0	0	0	Case45	8	145	0	0	0	0	Case61	8	145	0
Case30	8	70	0	0	0	0	Case46	8	150	0	0	0	0	Case62	8	150	0
Case31	8	75	0	0	0	0	Case47	8	155	0	0	0	0	Case63	8	155	0
Case32	8	80	0	0	0	0	Case48	8	160	0	0	0	0	Case64	8	160	0

Model Correlation for IBIS-AMI | Ericsson Presentation | © Ericsson AB 2018 | November 2018 | Page 9 (30)

# CORRELATION RESULTS FOR TX



## Slow Clock Pattern – Edge and Amplitude Voltage




Model Correlation for IBIS-AMI | Ericsson Presentation | © Ericsson AB 2018 | November 2018 | Page 10 (30)

## CORRELATION RESULTS FOR TX



### Slow Clock Pattern – FFE Taps




Model Correlation for IBIS-AMI | Ericsson Presentation | © Ericsson AB 2018 | November 2018 | Page 11 (30)

## CORRELATION RESULTS FOR TX



### PRBS7 Pattern – Fast Response




Model Correlation for IBIS-AMI | Ericsson Presentation | © Ericsson AB 2018 | November 2018 | Page 12 (30)

# TREND CORRELATION FOR TAP



## Time Domain Eye Height – Precursor Sweep




Model Correlation for IBIS-AMI | Ericsson Presentation | © Ericsson AB 2018 | November 2018 | Page 13 (30)

# TREND CORRELATION FOR TAP



## Time Domain Eye Width – Precursor Sweep




Model Correlation for IBIS-AMI | Ericsson Presentation | © Ericsson AB 2018 | November 2018 | Page 14 (30)

# TREND CORRELATION FOR TAP



## Time Domain Eye Height – Postcursor Sweep




Fast  
Typical  
Slow  
Meas.

Model Correlation for IBIS-AMI | Ericsson Presentation | © Ericsson AB 2018 | November 2018 | Page 15 (30)

# TREND CORRELATION FOR TAP



## Time Domain Eye Width – Postcursor Sweep



Fast  
Typical  
Slow  
Meas.

Model Correlation for IBIS-AMI | Ericsson Presentation | © Ericsson AB 2018 | November 2018 | Page 16 (30)

# AGENDA





- › Why IBIS-AMI correlation
- › Correlation methodology for TX
- › Correlation methodology for RX
- › Correlation criteria
- › Question and suggestion for

Model Correlation for IBIS-AMI | Ericsson Presentation | © Ericsson AB 2018 | November 2018 | Page 17 (30)

# CORRELATION METHODOLOGY FOR RX



## › Procedure




Model Correlation for IBIS-AMI | Ericsson Presentation | © Ericsson AB 2018 | November 2018 | Page 18 (30)


# CORRELATION METHODOLOGY FOR RX



## Procedure



- Cable Length:
  - 0.6m
  - 1.0m
  - 1.8m
  - 3.0m
  - 5.0m



- PVT Settings
- Stimulus patterns
- Running bits
- Samples per bit
- Taps sweep


- RX CTLE adapt
- RX CTLE and DFE adapt

Model Correlation for IBIS-AMI | Ericsson Presentation | © Ericsson AB 2018 | November 2018 | Page 19 (30)

# CORRELATION METHODOLOGY FOR RX



## Procedure



Item	TXOFFCTLE(z-0)	TXPRECURSOR(L-0)	TXPOSTCURSOR(L-0)	RX Equalization	Pattern	Output
Case1	8	0	0	CTLE Adapt Only	prb27	Internal eye
Case2	8	5	0	CTLE Adapt Only	prb27	Internal eye
Case3	8	10	0	CTLE Adapt Only	prb27	Internal eye
Case4	8	15	0	CTLE Adapt Only	prb27	Internal eye
Case5	8	20	0	CTLE Adapt Only	prb27	Internal eye
Case6	8	0	5	CTLE Adapt Only	prb27	Internal eye
Case7	8	0	10	CTLE Adapt Only	prb27	Internal eye
Case8	8	0	15	CTLE Adapt Only	prb27	Internal eye
Case9	8	0	20	CTLE Adapt Only	prb27	Internal eye
Case10	8	0	25	CTLE Adapt Only	prb27	Internal eye
Case11	8	0	31	CTLE Adapt Only	prb27	Internal eye
Case12	8	5	5	CTLE Adapt Only	prb27	Internal eye
Case13	8	5	10	CTLE Adapt Only	prb27	Internal eye
Case14	8	5	15	CTLE Adapt Only	prb27	Internal eye
Case15	8	5	20	CTLE Adapt Only	prb27	Internal eye
Case16	8	0	0	DFE/CTLE Adapt	prb27	Internal eye
Case17	8	5	0	DFE/CTLE Adapt	prb27	Internal eye
Case18	8	10	0	DFE/CTLE Adapt	prb27	Internal eye
Case19	8	15	0	DFE/CTLE Adapt	prb27	Internal eye
Case20	8	20	0	DFE/CTLE Adapt	prb27	Internal eye
Case21	8	0	5	DFE/CTLE Adapt	prb27	Internal eye
Case22	8	0	10	DFE/CTLE Adapt	prb27	Internal eye
Case23	8	0	15	DFE/CTLE Adapt	prb27	Internal eye
Case24	8	0	20	DFE/CTLE Adapt	prb27	Internal eye
Case25	8	0	25	DFE/CTLE Adapt	prb27	Internal eye
Case26	8	0	31	DFE/CTLE Adapt	prb27	Internal eye
Case27	8	5	5	DFE/CTLE Adapt	prb27	Internal eye
Case28	8	5	10	DFE/CTLE Adapt	prb27	Internal eye
Case29	8	5	15	DFE/CTLE Adapt	prb27	Internal eye
Case30	8	5	20	DFE/CTLE Adapt	prb27	Internal eye

- Sweep Cable Length:
  - 0.6m
  - 1.0m
  - 1.8m
  - 3.0m
  - 5.0m

Model Correlation for IBIS-AMI | Ericsson Presentation | © Ericsson AB 2018 | November 2018 | Page 20 (30)

## CORRELATION WITH INTERNAL EYE



- › Based on the accurate TX model, now scan internal eye with different tap settings of TX model




Model Correlation for IBIS-AMI | Ericsson Presentation | © Ericsson AB 2018 | November 2018 | Page 21 (30)

## CORRELATION RESULTS FOR RX



- › Trend Correlation – Time Domain Eye Height




Model Correlation for IBIS-AMI | Ericsson Presentation | © Ericsson AB 2018 | November 2018 | Page 22 (30)

## CORRELATION RESULTS FOR RX



### › Trend Correlation – Time Domain Eye Width



Model Correlation for IBIS-AMI | Ericsson Presentation | © Ericsson AB 2018 | November 2018 | Page 23 (30)

## AGENDA



- › Why IBIS-AMI correlation
- › Correlation methodology for TX
- › Correlation methodology for RX
- › Correlation criteria
- › Question and suggestion for

Model Correlation for IBIS-AMI | Ericsson Presentation | © Ericsson AB 2018 | November 2018 | Page 24 (30)


# CORRELATION CRITERIA



## Figure of Merit (FOM)

$$FOM = 100 \cdot \left[ 1 - \frac{\sum_{i=1}^N |X_i(\text{golden}) - X_i(\text{DUT})|}{\Delta X \cdot N} \right]$$

FOM Value	Qualitative Metric
> 99%	Excellent
> 95%	Very Good
> 90%	Good
< 90%	Poor



Model Correlation for IBIS-AMI | Ericsson Presentation | © Ericsson AB 2018 | November 2018 | Page 25 (30)


# CORRELATION CRITERIA



## Feature Selective Validation (FSV)

The Feature Selective Validation (FSV) method is one of the candidate techniques for the **quantitative validation** of computational electromagnetics (CEM), particularly within electromagnetic compatibility (EMC) and Signal Integrity (SI).

It is based on the decomposition of the original data into two parts: **amplitude (ADM) data** and **feature data (FDM)**. The former will account for the slowly varying data across the data set and the latter will account for the sharp peaks and troughs.



FSV value (quantitative)	FSV interpretation (qualitative)
Less than 0.1	Excellent
Between 0.1 and 0.2	Very good
Between 0.2 and 0.4	Good
Between 0.4 and 0.8	Fair
Between 0.8 and 1.6	Poor
Greater than 1.6	Very poor

### Reference

1. Roy Leventhal, "Correlation of Model Simulations and Measurements", Leventhal Design & Communications Presented June 5, 2007 IBIS Summit Meeting, San Diego, California
2. D.Di Febo, F.de Paulis, A.Orlandi "Feature Selective Validation- A new approach for new Engineers" European IBIS Summit Naples, May11, 2011


Model Correlation for IBIS-AMI | Ericsson Presentation | © Ericsson AB 2018 | November 2018 | Page 26 (30)

## CORRELATION CRITERIA



### › More metrics to correlate

- Besides 5 metrics “high level, low level, rise time, fall time, and duty cycle”, more metrics are necessary: slew rate, cursor pillars..and the metrics should have different weight in final score calculation.



Reference

1. David Banas, “IBIS-to-Spice Correlation a story of 5 metrics”, Presented June 5, 2007 IBIS Summit San Diego, California

## AGENDA





- › Why IBIS-AMI correlation
- › Correlation methodology for TX
- › Correlation methodology for RX
- › Correlation criteria
- › Question and suggestion

## QUESTION AND SUGGESTION



- › In the paper, Measurement is on Typical corner. No Fast and Slow corners measurement data. So, Can we trust the Fast and Slow corners simulation data, even though Typical correlates very well? How much do the corners of AMI model match the real silicon's behavior? 99.99%...? It is a statistical problem.

- › We need to introduce the statistical distribution for Fast/Typical/Slow corners of IBIS.



- › We need more metrics for correlation evaluation. Some are proposed in this paper.

Model Correlation for IBIS-AMI | Ericsson Presentation | © Ericsson AB 2018 | November 2018 | Page 29 (30)



# ERICSSON

Model Correlation for IBIS-AMI | Ericsson Presentation | © Ericsson AB 2018 | November 2018 | Page 30 (30)

**SI Test and Simulation Correlation of 56G PAM4  
Eye Diagram for 400G Switch**

Bowen Shi /Sophia Feng of Celestica  
bowens@celestica.com  
Asian IBIS Summit  
Shanghai, PRC  
November 14, 2018

**Think Bigger.  
Reach Further.**

**Think Bigger. Reach Further.**

**SI Analysis Report**

2

# Agenda

Think Bigger. Reach Further.

- About PAM-4
- Simulation Topology
- Channel Loss Simulation Results
- Eye Diagram Simulation And Test Result
- Conclusion

3


# About PAM-4

Think Bigger. Reach Further.

## What is PAM-4?

- PAM-4 is a modulation technique whereby 4 distinct pulse amplitudes are used to convey the information. Amplitude levels 1, 2, 3, and 4 are represented by two bits 00, 01, 11, and 10, respectively (see the figure below).

PAM4



## Why does industry need PAM-4?


- NRZ > 28Gbps means shorter channels or costlier PCB materials.
- With the same “symbol” rate, PAM-4 will double the “baud” rate.

4

## Simulation Topology

Think Bigger. Reach Further.





Channel	BGA Break-out Via	Neck down	Strip-line	Through hole Via	Strip-line	Blind Via	Micro Strip-Line	Connector	Test Fixture
Case 1	Top to L7	220mil	5836mil	L7 to L24	468mil	L24 to Bottom	\	QSFP-DD	HCB
Case 2	Top to L5	200mil	5480mil	L5 to L3	414mil	L3 to TOP	\	QSFP-DD	HCB
Case 3	Top to L11	440mil	7170mil	L11 to L3	390mil	L3 to TOP	\	QSFP-DD	HCB



5


## Channel Loss Simulation Results-Case 1

Think Bigger. Reach Further.




6

### Channel Loss Simulation Results-Case 2






7

### Channel Loss Simulation Results-Case 3



8





Think Bigger. Reach Further.

### Conclusion

- Although the eye diagrams' trend between simulation and test is similar, the eye height and width @BER 1e-6 still have a large difference.
- Simulation results are much better.
- We will continue to optimize both the simulation and test accuracy.

12

Thank You





# A PRACTICAL METHODOLOGY FOR SERDES DESIGN

Asian IBIS Summit, Shanghai, China, November 14, 2018

Authors:

Amy Zhang, Guohua Wang, David Zhang, Zilwan Mahmud,  
Anders Ekholm

## AGENDA



- › Challenges in Traditional Simulation
- › The DOE/RSM Solution
- › CEI 28G-VSR IF Design with DOE
- › Question and Suggestion for IBIS-AMI

## SERDES & CHANNEL

The diagram illustrates the SerDes channel components. On the left is the Transmitter, and on the right is the Receiver. The channel between them is labeled SerDes Channel. The components are connected in a sequence: Transmitter -> BGA Via -> Trans Line -> Conn PTH -> Connector. The same sequence exists for the Receiver. The Connector is connected to a Stripline, which is connected to another Conn PTH, which is connected to another Trans Line, which is connected to another BGA Via, which is connected to another Receiver. The diagram also shows a 3D cross-section of the PCB layers.

- > Transceiver Equalization
- > Via impedance
- > Trace impedance
- > Trace loss
- > Connector characteristics

A Practical Methodology for SerDes Design | Ericsson Presentation | © Ericsson AB 2018 | November 2018 | Page 3 (19)

## MISSION IMPOSSIBLE

- > Equalization settings
  - FFE
    - > Precursor – 10 taps
    - > Postcursor – 10 taps
  - CTLE
    - > Off; Fixed; Adapt
  - DFE
    - > Off; Fixed; Adapt
- > Via impedance
  - 3 corners (TC/WC/BC)
- > Trace impedance
  - 3 corners (TC/WC/BC)
- > Connector characteristics
  - 3 corners (TC/WC/BC)
- > Trace loss
  - 3 corners (TC/WC/BC)


Assuming 10min for each simulation case:

- Running bits:  $1 \cdot 10^6$
- Sampling per bit: 64
- Block size: 1024

Total time consumption of simulation:

$$10 \cdot 10^6 \cdot 64 \cdot 1024 = 729000 \text{ minutes} = \mathbf{506.25 \text{ days}}$$

A Practical Methodology for SerDes Design | Ericsson Presentation | © Ericsson AB 2018 | November 2018 | Page 4 (19)



# CHALLENGE


- › Complex system design
  - How to manage conflicting objectives?
  - Millions of system configurations to check
- › Analysis iteration time
  - How long will it take to get an answer?
  - If simulations take minutes and there are millions of setting to check it will take months to complete
- › Design decisions
  - How to manage multiple design decisions?
- › Manufacturing variation
  - How does this impact performance?
  - Can my design minimize the risk?

A Practical Methodology for SerDes Design | Ericsson Presentation | © Ericsson AB 2018 | November 2018 | Page 6 (19)

# THE DOE/RSM SOLUTION



- › The Ideal:
  - What if we had an equation where you put in the system conditions and out came system performance?
- › Approximating the Ideal:
  - Statistically sample the parameter space
    - › Design of Experiment (DOE)
  - Use your knowledge of the system under analysis to apply an appropriate model to the data
    - › Response Surface Model (RSM)
  - Validate model
  - Utilize model to optimize and explore




A Practical Methodology for SerDes Design | Ericsson Presentation | © Ericsson AB 2018 | November 2018 | Page 7 (19)

# DESIGN OF EXPERIMENT PROCESS



- › Definition
  - Link topology
  - Parameter space
- › Define the experiments
  - Define model
  - Create cases
- › Simulation and evaluation
  - Simulate all cases
  - Quantify performance of all cases
- › Model fitting
  - Response surface model
  - Least squares fit
- › Explore
  - Virtual “what if” analysis
  - Optimize
  - Defects per million (DPM) analysis



A Practical Methodology for SerDes Design | Ericsson Presentation | © Ericsson AB 2018 | November 2018 | Page 8 (19)

# CEI 28G-VSR

host PCB up to 7.3 dB  
conn. up to 1.2 dB  
module PCB cap up to 1.5 dB  
10.0 dB channel loss at  $f = fb/2$

## CEI-28G-VSR Channel

TP1a jitter and Eye Height parameters

Parameter	Min.	Max.	Units	Conditions
Differential Voltage pk-pk	-	900	mV	
Common Mode Noise RMS	-	17.5	mV	See Section 13.3.5
Differential Termination Resistance Mismatch	-	10	%	At 1 MHz See Section 13.3.6
Differential Return Loss (SDD22)	-	See Equation 13-19	dB	
Common Mode to Differential conversion and Differential to Common Mode Conversion (SDC22, SCD22)	-	See Equation 13-21	dB	
Common Mode Return Loss (SCC22)	-	-2	dB	From 250 MHz to 30 GHz
Transition Time, 20 to 80%	10	-	ps	See Section 13.3.10
Common Mode Voltage	-0.3	2.8	V	Referred to host ground
Eye Width at $10^{-15}$ probability (EW15) <sup>1</sup>	0.46	-	UI	See Section 13.3.11
Eye Height at $10^{-15}$ probability (EH15) <sup>1</sup>	95	-	mV	See Section 13.3.11

EW15 = 0.46UI  
EH15 = 95mV

A Practical Methodology for SerDes Design | Ericsson Presentation | © Ericsson AB 2018 | November 2018 | Page 9 (19)

# DEFINITION

Item	Design Para.	Factor	Factor Type	Min	Typ	Max
1	EQ: FFE	Host:Tap_Filter.-1	Continuous	-0.1	-	0
2	EQ: FFE	Host:Tap_Filter.1	Continuous	-0.2	-	0
3	EQ: CTLE	Module:peaking_filter.config	Continuous	0	-	8
4	Channel length (inch)	W_Length	Continuous	2	-	6
5	Dielectric constant	Er	Continuous	3.85	-	3.95
6	Loss tangent	Loss_Tangent	Continuous	0.075	-	0.085
7	Conductor roughness (RMS)	Conductor_Roughness	Continuous	0.2	-	0.3
8	Dielectric height (mil)	Dielectric_Height_H1	Continuous	4.3	-	4.7
9	Differential separation (mil)	Differential_Separation	Continuous	5.9	-	6.7
10	Trace width (mil)	Trace_Width	Continuous	3.5	-	4.3
11	Trace thickness (mil)	Trace_Thickness	Continuous	0.57	-	0.67
12	Via type with diff. stub (mil)	X_ViaDiff1_V_MODEL	Categorical	Stub_2mil	Stub_6mil	Stub_10mil

A Practical Methodology for SerDes Design | Ericsson Presentation | © Ericsson AB 2018 | November 2018 | Page 10 (19)

# DEFINE THE EXPERIMENT



**Custom Design**

**Responses**

Response Name	Goal	Lower Limit	Upper Limit	Importance
Eye Height	Maximize	0.075		
Eye Width	Maximize	16.5		

**Factors**

Name	Role	Changes	Values
HOST TAP_FILTER_1	Continuous	Easy	0,1
HOST TAP_FILTER_4	Continuous	Easy	0,2
MODULE PEAKING_FILTER_CC	Continuous	Easy	0,1
SW1 CONDUCTOR_ROUGHNESS	Continuous	Easy	0,2
SW1 DIELECTRIC_HEIGHT_H1	Continuous	Easy	6,3
SW1 DIFFERENTIAL_SEPARATION	Continuous	Easy	5,9
SW1 IR	Continuous	Easy	1,6
SW1 LENGTH	Continuous	Easy	2
SW1 LOSS_TANGENT	Continuous	Easy	0,008
SW1 TRACE_THICKNESS	Continuous	Easy	0,57
SW1 VIA_MODEL	Categorical	Easy	1,5

**Define Factor Constraints**

Name	Estimability
Intercept	Necessary
HOST TAP_FILTER_1	Necessary
HOST TAP_FILTER_4	Necessary
MODULE PEAKING_FILTER_CC	Necessary
SW1 CONDUCTOR_ROUGHNESS	Necessary
SW1 DIELECTRIC_HEIGHT_H1	Necessary
SW1 DIFFERENTIAL_SEPARATION	Necessary
SW1 IR	Necessary

**Design Generation**

Number of Center Points: 0  
 Number of Replicate Runs: 0

Number of Runs:  Minimum 102  
 Default 108  
 User Specified 108

**Make Design**

**Scatterplot 3D**

3D plots for parameter space

A Practical Methodology for SerDes Design | Ericsson Presentation | © Ericsson AB 2018 | November 2018 | Page 11 (19)

# SIMULATION EVALUATION



▶ Run the simulation and evaluate the results

Insertion Loss S0201

Eye Height (V) & Eye Width (ps) vs. Loss (dB)

Impulse Response

VSR Host Output TPIa Eye Mask


A Practical Methodology for SerDes Design | Ericsson Presentation | © Ericsson AB 2018 | November 2018 | Page 12 (19)

Page 51 of 79


# MODEL FITTING



- › Model fitting is the process of finding the equation (or surface) which best matches the data points
- › Verify quality of fitting



Summary of Fit	
RSquare	0.991304
RSquare Adj	0.981756
Root Mean Square Error	0.016616
Mean of Response	0.204904
Observations (or Sum Wgts)	108




Summary of Fit	
RSquare	0.967963
RSquare Adj	0.932785
Root Mean Square Error	2.209945
Mean of Response	24.539
Observations (or Sum Wgts)	108

A Practical Methodology for SerDes Design | Ericsson Presentation | © Ericsson AB 2018 | November 2018 | Page 13 (19)

# EXPLORE: PREDICTION PROFILER



- › Confidence interval
  - Quality of model fitting
- › Slope
  - Influence
  - Importance
  - Sensitivity
- › Vertical red line
  - “What if ” analysis
  - Interactions
- › Desirability function/Optimization
  - Best case of design factors
  - Worst case of manufacturing factors
  - Robustness to minimize variation impact




A Practical Methodology for SerDes Design | Ericsson Presentation | © Ericsson AB 2018 | November 2018 | Page 14 (19)

# EXPLORE: DPM ANALYSIS



- › Use the Equation Simulator to evaluate the response equation at millions of conditions.
- › Assign a sampling distribution to each factor, i.e. trace length, manufacturing variation etc.
- › Millions of system configurations can be evaluated in seconds to obtain realistic predicted yield plots.




A Practical Methodology for SerDes Design | Ericsson Presentation | © Ericsson AB 2018 | November 2018 | Page 15 (19)

# QUESTION FOR IBIS-AMI



- › IBIS-AMI currently and traditionally uses a *Typ, Min, Max* parameter definition.
- › This is based on a *Best/Worst* case scenario analysis. E.g. 100% confidence.
- › Best/Worst case analysis has served us well during the years and still does in some cases, however more and more cases will not reach design closure using Best/Worst case analysis.
- › When it does not reach design closure how will we know how many of our produced units will fail ???




A Practical Methodology for SerDes Design | Ericsson Presentation | © Ericsson AB 2018 | November 2018 | Page 16 (19)

## SUGGESTION FOR IBIS-AMI



- › If we add an option to IBIS-AMI to support distribution data for parameters as an average/mean and a variation/sigma.
- › If we feel we can not assume a standard distribution we could even add support for other distributions.
- › These parameters could be used in DOE analysis scenarios and could help us predict confidence intervals for our products as well as DPM (Defect Per million) predictions.



A Practical Methodology for SerDes Design | Ericsson Presentation | © Ericsson AB 2018 | November 2018 | Page 17 (19)

## CONCLUSION



- › Our design work is moving beyond *Best Case*, *Worst Case* analysis.
- › We need to start working on an infrastructure both in modeling and tool support for statistical analysis.
- › We need to ensure that we can get the correct information from IC and PCB vendors on parameter distributions.
- › SI/PI statistical analysis is the next step to ensure our product quality.

A Practical Methodology for SerDes Design | Ericsson Presentation | © Ericsson AB 2018 | November 2018 | Page 18 (19)



# Study of DDR Asymmetric Rt/Ft in Existing IBIS-AMI Flow

Asian IBIS Summit  
Shanghai, China  
November 14th, 2018

Wei-hsing Huang, SPISim  
[Wei-hsing.Huang@spisim.com](mailto:Wei-hsing.Huang@spisim.com)  
Wei-kai Shih, SPISim  
[Wei-kai.Shih@spisim.com](mailto:Wei-kai.Shih@spisim.com)

1



## Agenda:

- Motivation
- Background
- Asymmetric Rt/Ft
- AMI\_Init
- AMI\_GetWave
- Summary
- Q & A

2



# Motivation


- IBIS-AMI analysis flows:
  - Statistical: use impulse response and AMI\_Init
  - Time-domain: use convolution and mainly AMI\_GetWave
- Existing applications focused on SERDES
  - Differential, centered around  $V = 0.0$
  - Symmetric rise-time (Rt) /fall-time (Ft)
- How DDR may work in existing AMI flow?
  - Single-ended e.g. DQ
  - Asymmetric Rt/Ft

3



# Background 1/2

- Statistical AMI flow: [\*]
  - Impulse Response for analog + channel (Linear Time Invariant, LTI)
  - Samples -> PDF -> CDF -> BER/Eye




[\*] IBIS Specification Section 10. (<https://ibis.org/ver6.1/>)

4



## Background 2/2


- Time-domain AMI flow:
  - Analog + channel's responses to one block of bit-sequence
  - Convolve with Tx/Rx's AMI\_GetWave respectively



5

## Asymmetric Rt/Ft to Impulse:

- Linear transform between Rt/Ft:
  - Rise:  $y_1(t) = x_1(t) * h(t)$       Fall:  $y_2(t) = x_2(t) * h(t)$
  - Fall:  $x_2(t) = x_1(t) * Xform(t) \Rightarrow y_2(t) = y_1(t) * Xform(t)$
  - Simulator knows  $y_1$  &  $y_2$ , thus  $Xform(t)$ . It can then reconstruct either  $y_1$  or  $y_2$  from  $y_2$  or  $y_1$  used in AMI\_Init
  - DC info disappeared during differentiation (to get impulse response). **Has gap!**  
Need specification change or new parameter to convert to single-ended.



6

## Example:

- Matlab/Octave pseudo-code:

```

% Generate rise and fall ramp of different slew rates
clc;
clear;
time1 = (-1:1:5)';
ustp1 = time1>=0;
xstp = time1.*ustp1;

time = (-1:1:2)';
ustp = time>=0;
ystp = time.*ustp;

m1en = 10;
rstp = ones(m1en, 1);
rstp(1:size(xstp,1), 1) = xstp / 5;



f1stp = ones(m1en, 1);
f1stp(1:size(ystp,1), 1) = ystp / 3;

% Convert to impulse
r1imp = diff(rstp);
f1imp = diff(f1stp);

% Nominal rise and fall pulse response
pulse=zeros(100,1);
pulse(20:40,1)=1;
rpuls=conv(r1imp, pulse);
fpuls=conv(f1imp, pulse);

% Reconstruct fall pulse using XForm
plen =size(rpuls, 1);
xpuls=real(1/fft(fft(rpuls, plen) ./ fft(r1imp, plen) .* fft(fpuls)));


% Plot them together
time=[1:plen];
plot(time, fpuls, 'r-', time, xpuls, 'bo');
    
```




7

## Asymmetric Rt/Ft to Eye:

- Construct different eyes portions using eyes generated by rise response and fall response (different slew rate)
  - Eye will be asymmetric as well.



Real case: (IBIS + Lossy Channel)



8

# ISI Eye Construction with a Tree Structure

3	2	1	Cursor (0)	-1	
0	0	0	1	0	
1					
0	1	1		1	1
1					
0	0	1	1		1
1					
0	1	1		1	1
1					

Let  $V_n(ab)$  be the contribution of ISI from the  $n$ th pre-cursor edge when the  $n$ th pre-cursor= $a$  and  $(n-1)$ th pre-cursor= $b$ , i.e. the  $n$ th pre-cursor edge is an  $a \rightarrow b$  transition

When 2nd pre-cursor logic value = 0, cursor logic value = 1, all possible values for the accumulated ISI from 2nd and 1st pre-cursors can be put into a row vector :  $[V_2(00) + V_1(01), V_2(01) + V_1(11)]$ . There are two elements in the vector due to two possible values of the 1st pre-cursor

Extending to the 3<sup>rd</sup> pre-cursor: When 3<sup>rd</sup> pre-cursor = 0, there are 4 possible accumulated ISI values  $[V_3(00) + V_2(00) + V_1(01), V_3(00) + V_2(01) + V_1(11)]$  and  $[V_3(01) + V_2(10) + V_1(01), V_3(01) + V_2(11) + V_1(11)]$

9



# Recursive Algorithm for ISI Eye Construction

n	n-1	1 ... n-2	Cursor (0)				
0	0	xxxxxxxx	1				
1							
0	1			xxxxxxxx	1		
1							

$W_n(ab)$ : row vector consisting all possible values of the accumulated ISI from the  $n$ th pre-cursor to cursor when logic value of the  $n$ th pre-cursor is  $a$  and logic value at cursor is  $b$

$$\begin{aligned}
 W_1(01) &= [V_1(01)] \\
 W_1(11) &= [V_1(11)] \\
 W_2(01) &= [V_2(00) + V_1(01), V_2(01) + V_1(11)] \\
 W_2(11) &= [V_2(10) + V_1(01), V_2(11) + V_1(11)] \\
 &\dots \dots \dots \\
 W_n(01) &= [V_n(00) + W_{n-1}(01), V_n(01) + W_{n-1}(11)] \\
 W_n(11) &= [V_n(10) + W_{n-1}(01), V_n(11) + W_{n-1}(11)]
 \end{aligned}$$

10



# PDF Computation for ISI Eye

Waveform value	PDF of the waveform value	Notes
$V_n(ab)$	$P_{V_n(ab)}(V) = \delta(V - V_n(ab))$	
$W_1(01)$	$P_{W_1(01)} = P_{V_1(01)} \quad P_{W_1(11)} = P_{V_1(11)}$	
$W_n(01)$	$P_{W_n(01)} = \frac{1}{2} P_{W_{n-1}(01)} \otimes P_{V_n(00)}(V) + \frac{1}{2} P_{W_{n-1}(11)} \otimes P_{V_n(01)}$	
$W_n(11)$	$P_{W_n(11)} = \frac{1}{2} P_{W_{n-1}(01)} \otimes P_{V_n(10)}(V) + \frac{1}{2} P_{W_{n-1}(11)} \otimes P_{V_n(11)}$	


This is a Dirac delta when there is no jitter (ISI takes discrete value without jitter)  
 With jitter the Dirac delta will spread out into a continuous distribution. But the recursive relation remains same

11



# Asymmetric Rt/Ft to GetWave:

- Result will be OK if:
  - Bit-sequence waveform at Rx is simulated result from bit-sequence input at Tx
  - This may not be the case mostly as it takes longer to run.



- Result will have errors if:
  - Final waveform at Rx is from one bit simulated Rx response convolved with bit-sequence impulse at Tx




12




## Asymmetric Rt/Ft to GetWave:

- Bit 011 using convolution with symmetric Rt/Ft



- Glitch will happen for asymmetric Rt/Ft



13



## Asymmetric Rt/Ft to GetWave:

- Matlab/Octave pseudo-code:

```
% Generate one-bit pulse of different Rt/Ft
clc;
clear;
time = (0:1:2)';
ustp = time>=0;
xstp = time.*ustp;


time1 = (0:1:4)';
ustp1 = time1>=0;
ystp = time1.*ustp1;

xlen = size(xstp, 1);
ylen = size(ystp, 1);
mlen = xlen + ylen;
bit1 = ones(mlen, 1);
bit1(1:xlen, 1) = xstp / 2;
bit1(xlen + 1:xlen + ylen, 1) = 1 - ystp / 4;

% Bit sequence 0111
u1 = size(bit1, 1) / 2;
blen = 4 * u1;
bseq = zeros(blen, 1);
bseq(1 * u1) = 1;
bseq(2 * u1) = 1;
bseq(3 * u1) = 1;

% Form responses using convolution
resp = conv(bit1, bseq);

% Plot them together
subplot(2,1,1);
plot(padarray(bit1, blen, 'post'));
subplot(2,1,2);
plot(resp);
```



14



## Summary:

- Existing IBIS-AMI flow:
  - Can be used for driver with asymmetric Rt/Ft.
  - Asymmetric effects can be handled within EDA tools/Simulator.
    - Assuming AMI model does not behave differently to rise/fall responses.
- Statistical flow:
  - Linear transform between rise/fall can be applied to model's response.
  - Use rise and fall response to construct eye.
  - Tree/sequence based superposition will eliminate these glitches.
- Time-domain flow:
  - Convolution using one bit pulse will have errors.
  - Using step response based superposition may avoid such errors.

15



16

SPISim is an InSync member.





# Characterizing and Modeling of a Clamped Non-Linear CTE/AGC


**Skipper Liang**  
 Asian IBIS Summit  
 Shanghai, PRC  
 November 14, 2018



## Characterize a Linear CTE or CTE+AGC

In 2017 IBIS Summit, we deliver an easy but accurate methodology of characterizing a linear CTE (or even CTE+AGC, as long as the linearity is met.)

**1. Derive an equivalent circuit using Thevenin Theory**



Source Stimulus    Dummy Buffer    Alternative RX    Treat as a "Whole DUT"

**2. Characterize the circuit inside the blue dashed frame**




Alternative RX    Treat as an "Whole Equalizer"    Modeling in AMI



Characterizing and Modeling of a Linear CTE

Skipper Liang  
Asian IBIS Summit  
Shanghai, PRC  
November 13, 2017

**3. Correlate the result of AMI in Channel analysis with the one of netlist in Transient analysis.**



2 © 2018 Cadence Design Systems, Inc. All rights reserved.






## Characterize of Non-linear CTE/AGC


How to characterize such a non-linear circuit?

### Approach 1.




or

### Approach 2.



If we characterize such a non-linear circuit with **Approach 1.**



Blue: Generated by SPICE netlist under Transient Analysis  
Red: Generated by AMI model under Channel Analysis

**"Small Signal"** to characterize the CTLE:

1. You can capture the HF response of the CTLE
2. But you will miss the DC behavior of the stable logic high and low


5

© 2018 Cadence Design Systems, Inc. All rights reserved.

cadence®

## Characterize of Non-linear CTE/AGC

If we characterize such a non-linear circuit with **Approach 2.**



Blue: Generated by SPICE netlist under Transient Analysis  
Red: Generated by AMI model under Channel Analysis

**"Large Signal"** to characterize the CTLE:

1. You can capture the correct DC behavior of the stable logic high and low of the CTLE
2. But you will miss the HF response

For **Approach 1**, since the characterization can successfully capture the circuit's response at High Frequency range but miss the DC behavior, the model's simulation result can be well-correlated with SPICE transient analysis' result while a **Lossy Channel** is applied, which decays much more at High Frequency range.

For **Approach 2**, since the characterization can successfully capture the circuit's DC behavior but miss the response at High Frequency range, the model's simulation result can be well-correlated with SPICE transient analysis' result while a **Lossless Channel** is applied, which decays much less at High Frequency range.

How to have a model which can **accommodate all kinds of channels**?


6

© 2018 Cadence Design Systems, Inc. All rights reserved.

cadence®

## Characterize of Non-linear CTE/AGC


The answer is:



7 © 2018 Cadence Design Systems, Inc. All rights reserved.

cadence

## Characterize the Linear Part - Linear Region



8 © 2018 Cadence Design Systems, Inc. All rights reserved.

cadence

## Linear Region

How to know if I'm characterizing in the Linear Region?

1. Choose a input voltage level  $V_{in\_lv1}$

For example: Apply  $V_{in\_lv1} = 50mV$  to the circuit at the right.


2. Record the circuit response.  $V_{out1}(t)$

3. Choose another input voltage level

$$V_{in\_lv2} = 0.5 \times V_{in\_lv1}$$

For example:

Apply  $V_{in\_lv2} = 25mV$  to the same circuit.




9 © 2018 Cadence Design Systems, Inc. All rights reserved.

## Linear Region



4. Record the circuit response.  $V_{out2}(t)$

If  $V_{out2}(t) = 0.5 \times V_{out1}(t)$  along the time axis, we can use  $V_{in\_lv1}$  to characterize this circuit, that is, we can take  $V_{out1}(t)$  as the circuit's response.

In this example, according to the rule detailed above, we **can't** use a  $\pm 50mV$  step function to characterize the circuit.





10 © 2018 Cadence Design Systems, Inc. All rights reserved.



## Hyperbolic Tangent Function

By adjusting parameters C1 and C2, we can customize the Hyperbolic Tangent function as close to the circuit's behavior as we want.

$$y = c_1 \times \tanh\left(\frac{x}{c_2}\right) = c_1 \times \frac{e^{x/c_2} - e^{-x/c_2}}{e^{x/c_2} + e^{-x/c_2}}$$



Increase of c1: Rising/Falling slew rate increase, upper/lower increase


Increase of c2: Rising/Falling slew rate decrease, upper/lower remains the same

The ratio C1/C2 represent the slope of the linear region of the hyperbolic tangent function and could be deemed as the amplification scale.

13 © 2018 Cadence Design Systems, Inc. All rights reserved.

cadence

## Characterization of $y=C1*\tanh(x/C2)$ – C1 and C2



Step 1: Transient analysis over the transistor netlist.


Note: Set the amplitude of x(t) to be the regular input voltage level of the RX circuit. Don't use small signals.

Set the bit rate slow enough that almost no ISI will happen, no matter how much bit rate the RX circuit will be applied to in practical usage. For example: 1GT/s

14 © 2018 Cadence Design Systems, Inc. All rights reserved.

cadence


### Characterization of $y=C1*\tanh(x/C2)$ – C1 and C2



The reason to set the bit rate slow enough, no matter how much bit rate the RX circuit will be applied is:

1. We need the outer and inner contour of the eye which can tell us how much the clamping takes effect and only the clamping takes effect.
2. An eye folded from a slow transition waveform can guarantee the amplitude of the outer and inner contour of the eye is only affected by the clamping but **free from ISI**.
3. Even without any Channel applied, it's impossible to get rid of ISI effect once the circuit is operated under a fast transmission rate

### Characterization of $y=C1*\tanh(x/C2)$ – C1 and C2



Step 2: Start from the value of the outer contour of the eye generated by folding the waveform of transient analysis over the transistor netlist -> Take the value  $V_1$  to replace the  $C_1$  and  $C_2$  in the hyperbolic tangent function, that is,

$$V_{out}(t) = V_1 \tanh\left(\frac{V_{in}(t)}{V_1}\right)$$

## Characterization of $y=C1*\tanh(x/C2)$ – C1 and C2

Step 3: Overlap the two eye diagrams or record the value of the inner contours of these two eye diagrams.


If the eye diagram of **the model under channel analysis** has **higher inner** contour than the eye diagram of **the transistor netlist under transient analysis** -> **Increase  $C_2$**  with **increment = 0.25** until the two eyes' inner contours meet each other.

$$V_{out}(t) = V_1 \tanh\left(\frac{V_{in}(t)}{V_1}\right) \uparrow$$

If the eye diagram of **the model under channel analysis** has **lower inner** contour than the eye diagram of **the transistor netlist under transient analysis** -> **Decrease  $C_2$**  with **increment = 0.25** until the two eyes' inner contours meet each other.

$$V_{out}(t) = V_1 \tanh\left(\frac{V_{in}(t)}{V_1}\right) \downarrow$$


For example, if the comparison looks like the following, you should **Increase  $C_2$**




Blue: Generated by SPICE netlist under Transient Analysis  
Red: Generated by AMI model under Channel Analysis

## Characterization of $y=C1*\tanh(x/C2)$ – C1 and C2

The reason to cause “**the model under channel analysis** has **higher inner** contour than the eye diagram of **the transistor netlist under transient analysis**” is:



Black: The characteristics of the transistor netlist  
Red: The characteristics of the model while applying  $V_1$  to be  $C_1$  and  $C_2$  of the hyperbolic tangent function



Blue: Generated by SPICE netlist under Transient Analysis  
Red: Generated by AMI model under Channel Analysis

## Characterization of $y=C1*\tanh(x/C2)$ – C1 and C2

Step 4: Overlap the two eye diagram or record the value of the outer contour of these two eye diagram.

If the eye diagram of **the model under channel analysis** has **higher outer** contour than the eye diagram of **the transistor netlist under transient analysis** -> **Decrease  $C_1$**  with **increment = 0.25** until the two eyes' **outer** contour meet each other.

$$V_{out}(t) = V_1 \tanh\left(\frac{V_{in}(t)}{V_2}\right)$$


↓

If the eye diagram of **the model under channel analysis** has **lower outer** contour than the eye diagram of **the transistor netlist under transient analysis** -> **Increase  $C_1$**  with **increment = 0.25** until the two eyes' **outer** contour meet each other.

$$V_{out}(t) = V_1 \tanh\left(\frac{V_{in}(t)}{V_2}\right)$$

↑


In our previous example, after adjusting  $C_2$ , if the comparison looks like the following, you should **Increase  $C_1$**




Blue: Generated by SPICE netlist under Transient Analysis  
Red: Generated by AMI model under Channel Analysis

## Characterization of $y=C1*\tanh(x/C2)$ – C1 and C2

The reason to cause “**the model under channel analysis** has **Lower outer** contour than the eye diagram of **the transistor netlist under transient analysis**” **after adjusting  $C_2$**  is:





Black: The characteristics of the transistor netlist  
Red: The characteristics of the model after adjusting  $C_2$  to make the inner contour of the model meet with the inner contour of the transistor netlist



Blue: Generated by SPICE netlist under Transient Analysis  
Red: Generated by AMI model under Channel Analysis

## Characterization of $y=C1*\tanh(x/C2)$ – C1 and C2

And **after adjusting  $C_1$**  to make the outer contour of the model meet with the outer contour of the transistor netlist:



**Black:** The characteristics of the transistor netlist

**Red:** The characteristics of the model after adjusting  $C_1$  to make the outer contour of the model meet with the outer contour of the transistor netlist

**Blue:** Generated by SPICE netlist under Transient Analysis

**Red:** Generated by AMI model under Channel Analysis


21 © 2018 Cadence Design Systems, Inc. All rights reserved.

cadence

## Characterization of $y=C1*\tanh(x/C2)$ – C1 and C2

Step 5: Go back to Step 3 & Step 4 and keep iterating until you reach a satisfied result.

At the end when you reach a satisfied result, it doesn't imply that we have a hyperbolic tangent function which perfectly overlaps with the circuits characteristics but means that in the circuit's regular input voltage range, we have a hyperbolic tangent function which gets as close to the circuit's characteristics as we wish.



22 © 2018 Cadence Design Systems, Inc. All rights reserved.

cadence

## AMI\_GetWave()

- **Does a Hyperbolic Tangent Function have a corresponding frequency response?**

Ans: **Almost impossible** because one of the criteria for a function to be Fourier transformable is

$$\int_{-\infty}^{\infty} |f(x)| dx < \infty$$


(Absolutely Integrable)

And obviously, Hyperbolic Tangent function fails this criteria. However, just like we can mathematically deduce the Fourier Transform of a unit step function ( $F\{u(t)\} = \frac{1}{j\omega} + \pi\delta(\omega)$ ), we can also mathematically have Hyperbolic Tangent function Fourier Transformed as:

$$F\{\tanh(t)\} = j\sqrt{\frac{\pi}{2}} \cdot \operatorname{csch}\left(\frac{\pi\omega}{2}\right)$$

But what does a Hyperbolic Cosecant function look like?

## AMI\_GetWave()




=> What's the value at DC and LF range?

- **The most intuitive way to model a Hyperbolic Tangent function is to implement it in AMI\_GetWave()**

```
for (t=0; t<end_time; t++)
{
    Vout[t] = C1*tanh(Vin[t]/C2);
}
```

### Example 1

- An USB 3.0 IP, Transmission Rate = 5Gbps, No Channel between Tx and Rx but only a pair of AC Caps:




25 © 2018 Cadence Design Systems, Inc. All rights reserved.

cadence

### Example 1 (Cont'd)

- An USB 3.0 IP, Transmission Rate = 5Gbps, Lossy Channel:




26 © 2018 Cadence Design Systems, Inc. All rights reserved.

cadence

## Example 2

- A PCIe Gen 4.0 IP, Transmission Rate = 16Gbps, M31 published on CDNLive Taiwan 2018

### Rough Block Diagram of RX EQ:




27 © 2018 Cadence Design Systems, Inc. All rights reserved.

cadence®

## Example 2 (Cont'd)

- Short Channel – Loss= -10dB




28 © 2018 Cadence Design Systems, Inc. All rights reserved.

cadence®


### Example 2 (Cont'd)

- Mid Channel – Loss= -18dB



### Example 2 (Cont'd)

- Long Channel – Loss= -28dB



## Conclusion

- Clamping diodes or circuits with similar behaviors are deemed as protection means and so common to be in most designs which makes most designs to be **Non-Linear**.
- We suggest **Hyperbolic Tangent Function** to be the optimal choice to describe such nonlinearity of circuits.
- We suggest a methodology with which model engineer can approach a nonlinear clamping behavior ultimately.
- Hyperbolic Tangent Function is hard to be implemented in AMI\_Init() due to its nature but can be easily and intuitively implemented in **AMI\_GetWave()**, for this we even suggest a simplified code.
- According to the description above, this implementation will limit the so-compiled AMI model to work properly in a "Time Domain Analysis" channel simulator but **fail to behave as we desire in a "Statistical" channel simulator**.
- Correlations against SPICE transient analysis are provided and it proves models generated by the methodology we proposed here can accommodate all kinds of channels.

31 © 2018 Cadence Design Systems, Inc. All rights reserved.

**cādence**<sup>®</sup>

*See you on IBIS Summit 2019*

**cādence**<sup>®</sup>

© 2018 Cadence Design Systems, Inc. All rights reserved worldwide. Cadence, the Cadence logo and Spectre are registered trademarks and Sigriety, SystemSI, and T2B are trademarks of Cadence Design Systems, Inc. in the United States and other countries.. All rights reserved. All other trademarks are the property of their respective owners.