

Leveraging IBIS Capabilities for Multi-Gigabit Interfaces

Ken Willis - Cadence Design Systems Asian IBIS Summit, Taipei, ROC November 15, 2017

cādence®

Overview

- In writing EDI CON paper "Signal Integrity Methodology for Double-Digit Multi-Gigabit Interfaces", different IBIS modeling techniques were applied
- Wanted to share some of the IBIS modeling methods we've been using



- [External Model]
- AMI equalization adaptation
- Backchannel training
- Applying IBIS-AMI to DDR applications



[External Model]

- AMI equalization adaptation
- Backchannel training
- Applying IBIS-AMI to DDR applications



Preliminary IBIS Modeling

• Can get started with:

- Voltage swing
- Pad capacitance
- Output impedance
- Rise time
- Even easier to model using [External Model] syntax

I					
[Model]	pcie4_out				
Model_type	Output				
Polarity Nor	n-Inverting				
Vmeas =	0.5				
I					
I					
variable			typ	min	max
C_comp			0.50pF	0.50pF	0.50pF
[Temperature	e Range]		20	80	-50
[Voltage ran	ige]		1.0	1.0	1.0
I					
	***********	*********	***********	********	********
[Fulldown]					
1	17-1	t	T (trum)	T(min)	T (max)
	VOL	tage	I(typ)	I (MIN)	I(max)
		000+00	-2 00008-02	-2 00000-02	-2 00008-02
	-1.0	0000-00	-2.0000e-02	0 0000e-02	0 0000e-02
	1.0	000e+00	2.0000e-02	2.0000e-02	2.0000e-02
	1.0	0000100	2.000000 02	2.000000 02	2.000000 02
. * * * * * * * * * * * *	******	*********	******	*********	******
[Pullup]					
1					
I	Vol	tage	I(tvp)	I(min)	I(max)
i		-			
-	-1.0	000e+00	2.0000e-02	2.0000e-02	2.0000e-02
	0.0	000e-00	0.0000e-00	0.0000e-00	0.0000e-00
	1.0	000e+00	-2.0000e-02	-2.0000e-02	-2.0000e-02
1					
1********	*****	******	******	********	******
[Ramp]					
L					
variable	typ	I	nin	max	
dV/dt_r	0.60/0.020n	0.60/0.020n	0.60/0.020n		
dV/dt_f	0.60/0.020n	0.60/0.020n	0.60/0.020n		
I					
$R_{load} = 50$					
1					



External Model

- Originally introduced in IBIS 4.1 !
- Enabled VHDL, Verilog-A, and Spice syntax to be used for buffer models instead of VI/VT table syntax
- Spice syntax has proven very useful to us

D:\kenw\Working\sla_test\rx_s	spice_simple.sp - I	Notepad++			
	oding Languag	e Settings Tools Mi	acro Run Plugins W	/indow ?	X
		en las bullos (na			
			4/4 4/4 == 4 (#		
🚽 sla example em 🕯	ce ample sp in i				
1 albert ry singl	e50 pwr ngng	i nos outof ry			
+ ry rt=50	coo parl udue	pos oucor_rx			
3 + r pwr=1e08					
+ rx c comp=0 1p					
in_o_oump or ip					
6 **********	**********	*****	***********	***********	*
7 * BEHAVIORAL		THE PERDES RECEIV	ER		-
8 ************	*********	*************	***********	***********	*
9 *					
10 * Developed by C	ad hee using	y SystemSI			
11 *					
12 ***********	*********	*****	*********	***********	*
13 * MODEL NOTES					
14 *					
15 * This is an exa	n le Rx circ	cuit model.			
16 *					
17 * Intended for u	e with algo	orithmic model am	irx.ami/amirx.dl	1.	
18 * This DLL is pa	t of Cadeno	ce's SystemSI pro	duct.		
19 *					
20		***********	************	***********	*
21 - MODEL PARAMET	R5				
22 * This model to	on the follo	uing parameters			
24 *	es une follo	wing parameters:			
25 * rx rt > pull	, termination	1			
26 + rx c comp > pa	rasitic die	capacitance			
27 *					
28		*************	************	************	
30 r1 pos ngnd 'rx	rt'				
31 c1 pos ngnd 'rx	c comp'				
32 r2 pos outof rx	1e-06				
r3 pwr ngnd 'r_p	wr'				
3.					
35 .enas					
36					-
ength : 2,913 lines : 107	Ln:1 Col:24	Sel:0 0	Unix (LF)	UTF-8	INS

📔 D:\ke	:nw\Working\sla_test\sla_example_em.ibs - Notepad++	- • •							
<u>F</u> ile <u>E</u> o	dit <u>S</u> earch <u>V</u> iew E <u>n</u> coding <u>L</u> anguage Se <u>t</u> tings T <u>o</u> ols <u>M</u> acro <u>R</u> un <u>P</u> lugins <u>W</u> indow <u>?</u>	Х							
6	H & & A & M & A & A & A & A & A & A & A &								
🔚 sla_example_em.ibs 🔀									
59	************************************	A							
60	***************************************								
61									
62	Example SerDes Rx [External Model] using SPICE:								
63									
64									
65	[Model] sla_in_em								
66	Model type Input								
67									
68	V11n=0.6								
70									
71	Voltage Rangel 1 0 0 8 1 2								
72									
73	******								
74									
75	[External Model]								
76	Language SPICE								
77									
78	Corner corner name file name circuit name ()ekt name)								
79	Corner Typer (rx_spice_simple.sp rx_single50)								
80	Con Min rx_spin_simple on withingroot								
01	Corner Max rx_spice_simple.sp rx_single36	=							
82									
83	Ports List of port names (in same order as in SPICE)								
84	Ports A_poref A_goref A_signal my_receive								
85	L to D d newt newt1 newt2 when which severe news								
87	A to D D paceive my receive A coref = 400m 600m Two								
88	A to D D receive my receive A geter -400m 600m Min								
89	A to D D receive my receive A goref -400m 600m Max								
90	The second second with the second sec								
91	[End External Model]								
92									
93	[Algorithmic Model]								
94	Executable Windows_VisualStudio10.0.30319_32 amirx.dll amirx.ami								
95	95 Executable Windows_VisualStudio10.0.30319_64 amirx.dll amirx.ami								
96	Executable Linux_gcc4.1.2_64 amirx.dll amirx.ami								
97	[End Algorithmic Model]								
98									
99 100									
100									
1101	1	· ·							
Normal t	ext file length: 5,777 lines: 149 Ln: 1 Col: 1 Sel: 0 0 Unix (LF) UTF-8	INS							



Spice [External Model]s Convenient for Early Feasibility

- Sometimes the IBIS model you want is not available for preliminary / pre-design analysis
- Easy to write (or use) simple parameterized Spice subcircuits for IO buffers when IBIS availability does not align with your project schedule
- Can sweep parameters and cover a big portion of the design space quickly and easily





Analog Buffer Model Extensions

Incorporated into IBIS 6.0



8 © 2017 Cadence Design Systems, Inc. All rights reserved.

cādence[®]

- [External Model]
- AMI equalization adaptation
- Backchannel training
- Applying IBIS-AMI to DDR applications



Anatomy of a Receiver AMI Model

- These different modules typically adapt at different rates
- Initial modules usually adapt more slowly than later ones





Rx With Default Adaptation

• Note that adaptation coefficients don't converge





With Faster AGC Adaptation

 Coefficients converge, but after 150k bits of traffic are passed



cādence°

Ignoring the First 150k Bits

- Default was to ignore the first 40k bits
- Eliminates the noise from before coefficients converged
- Very important to be able to visualize how the adaptation is converging





Original Eye Contour vs. Final

 Adjusting AGC adaptation time and Ignore_Bits made a significant difference in eye height





- [External Model]
- AMI equalization adaptation
- Backchannel training
- Applying IBIS-AMI to DDR applications



Backchannel Training (IBIS BIRD 147, in IBIS 7.0)

- Rx feeds back EQ adjustments to Tx during training
- Then data is passed with adjusted Tx settings in place





With and Without Backchannel

- Backchannel turned down Tx FFE settings somewhat
- Leaves more "heavy lifting" to Rx and its advanced adaptation
- Improves overall signal quality significantly





- [External Model]
- AMI equalization adaptation
- Backchannel training
- Applying IBIS-AMI to DDR applications



DDR4 Brought Some New Requirements

- Specified DQ mask compliance checking at a particular BER
- BER analysis requires extrapolation (bathtubs)
- Extrapolation requires a lot of traffic to be passed (need a lot of samples)
 - Channel simulation can be applied
- Started to see equalization used at Controller side
 - AMI modeling can be applied
- Worked with IP division to develop AMI model for DDR4 IP





Simulation Testbench





CTLE Correlation: 3200Mbps



Input of receiver @pad







Output of CTLE



CTLE + DFE Correlation: 3200Mbps



Transistor-Level circuit sim



IBIS-AMI channel sim

22 © 2017 Cadence Design Systems, Inc. All rights reserved.



Summary

- External Model syntax can be very useful for pre-design modeling, when detailed IBIS models are not available, and has had some recent additions in capability
- Building IBIS-AMI models is not the obstacle it used to be
- Adaptive equalization often has interplay between multiple sub-modules in real devices, and therefore also in AMI models
- If adaptive, understand if your EQ coefficients converge during simulation
- Backchannel training enables interplay between the Tx and Rx in simulation, and can produce more realistic results for devices that use backchannel
- Channel simulation and AMI modeling has been successfully applied to DDR4 IP (and more of this is expected with DDR5)

cadence

cādence®

© 2017 Cadence Design Systems, Inc. All rights reserved worldwide. Cadence, the Cadence logo, and the other Cadence marks found at <u>www.cadence.com/go/trademarks</u> are trademarks or registered trademarks of Cadence Design Systems, Inc. All other trademarks are the property of their respective owners.