

Characterizing and Modeling of a Linear CTE

Skipper Liang Asian IBIS Summit Taipei, ROC November 15, 2017

cādence[®]

To Divide a RX Circuit:

For modeling a RX circuit, we usually need to separate the whole design into buffer part and algorithm part:



- 1. Question 1: What's the value of **Z1** and **Z2**?
- 2. Question 2: What if the whole design is described in an encrypted netlist?

cādence

IBIS model

- generated from AMI generation tools

Name ^	Date modified	Туре	Size
\mu src	8/11/2017 4:23 PM	File folder	
📓 build_ami.log	8/11/2017 4:24 PM	LOG File	5 KB
🖻 cdns_tx_rx.ibs 🗲	8/11/2017 4:24 PM	IBS File	3 KB
🖹 Rx1.ami 🔶	8/11/2017 4:23 PM	AMI File	3 KB
🚳 Rx1.dll 🔶	8/11/2017 4:24 PM	Application extension	3,321 KB
Rx1.module	8/11/2017 4:23 PM	MODULE File	1 KB
Rx1.module.wiz	8/11/2017 4:23 PM	Microsoft Word Wiz	1 KB

Many AMI generation tools will generate an IBIS model along with the AMI models generation:

- 1. Question 1: Can we use this IBIS model? YES
- 2. Question 2: If yes, is there any requirement of the circuit while modeling this circuit in this way?

The circuit should be a <u>RX</u> one composed of <u>linear</u> components.

3. Question 3: If my circuit could meet the requirement list above, how to do the modeling?

Detailed in the following pages



Thevenin's Theorem

Thévenin's theorem

From Wikipedia, the free encyclopedia

As originally stated in terms of DC resistive circuits only, Thévenin's theorem holds that

- Any linear electrical network with voltage and current sources and only resistances can be replaced at terminals A-B by an equivalent voltage source V_{th} in series connection with an equivalent resistance R_{th}.
- The equivalent voltage Vth is the voltage obtained at terminals A-B of the network with terminals A-B open circuited.
- The equivalent resistance R_{th} is the resistance that the circuit between terminals A and B would have if all ideal voltage sources in the circuit were replaced by a short circuit and all ideal current sources were replaced by an open circuit.
- If terminals A and B are connected to one another, the current flowing from A to B will be V_{th}/R_{th}. This means that R_{th} could alternatively be calculated as V_{th} divided by the short-circuit current between A and B when they are connected together.

In circuit theory terms, the theorem allows any one-port network to be reduced to a single voltage source and a single impedance.

The theorem also applies to frequency domain AC circuits consisting of reactive and resistive impedances. It means the theorem applies for AC in an exactly same way to DC except that resistances are generalized to impedances.



Any black box containing resistances only and voltage and current sources can be replaced by a Thévenin equivalent circuit consisting of an equivalent voltage source in series connection with an equivalent resistance.

In short:

- V_{TH} = The voltage across the Port "node A and B" while treating the Port – "node A and B" as **OPEN**
- I_{sc} = The current goes into node A and leaves node B while treating the Port – "node A and B" as **SHORT**

 $R_{TH} = V_{TH}/I_{SC}$

cādence[®]

Thevenin Equivalence





Thevenin Equivalence(Cont'd)



^{© 2017} Cadence Design Systems, Inc. All rights reserved.

Thevenin Equivalence(Cont'd)



Alternative RX





IBIS of the Dummy Buffer

Check the RX IBIS model, which is generated along with the AMI model, to see if it's a 1000hm terminator between positive node and negative node:

Name *	Date modified	Туре	Size
) SRC	3/17/2017 3:30 PM	File folder	
📝 build_ami	3/17/2017 3:30 PM	LOG File	5 KB
Cons_tx_rx	3/17/2017 3:30 PM	IBS File	3 КВ

For example, some AMI generation tools generate RX IBIS model with 900hm terminator between positive node and negative node – tell from the [Power Clamp] and [Ground Clamp]:





Alternative RX for a <u>900hm</u> terminator







IBIS model of 1000hm terminator



rx100term.ibs

R 100.ckt

cādence[®]

IBIS model of 1000hm terminator (Cont'd)

The content of these files:



rx100term.ibs

[Model] R	X					
Model typ	e Input diff					
[Voltage	Range]	1.000V	1	.ov	1.0V	
[Ramp]						
variabl	e typ		min		max	
dV/dt r 0	.120/0.001n	0.120	/0.001n	0.12	0/0.001n	
dV/dt f 0	.120/0.001n	0.120	/0.001n	0.12	0/0.001n	
R_load =	50.000					
[External	Model]					
Language	SPICE					
Corner	corner name	file name	circuit	name (.sub	ckt name)	
Corner	Тур —	R 100.ckt	R 100	-		
Corner	Min	R_100.ckt	R_100			
Corner	Max	R_100.ckt	R_100			
l i i i i i i i i i i i i i i i i i i i		_	_			
Ports L	ist of port n	ames (in sam	me order	as in SPIC	E)	
Ports A_p	uref A_pdref	A_signal_po:	s A_signa	l_neg		
A_to_D	d_port port1	port2 vlow v	vhigh cor	ner_name		
A_to_D D_	receive A_sig	nal_pos A_s:	ignal_neg	r -0.0 0.1	Тур	
A_to_D D_	receive A_sig	nal_pos A_s	ignal_neg	r -0.0 0.1	Min	
A_to_D D_	receive A_sig	nal_pos A_s:	ignal_neg	r -0.0 0.1	Max	
[End Exte	rnal Model]					
[Algorith	mic Model]					
Executabl	e Windows_Vis	ualStudio_6	4 RX_Hype	rCore.dll	RX_HyperCore.am	ιi
[End Algo	rithmic Model]				
l						
[End]						





R 100.ckt

Characterizing:



cādence[®]

channel.

Characterizing - Normalizing:



Normalize to the voltage swing you use to characterize the channel and the equalizer.



Characterizing – Normalizing (Cont'd):

Beware!!:



cadence

Characterizing – Normalizing (Cont'd):

The answer is:



Question: What if you are using an IBIS model which is equivalent to a 900hm terminator instead of a 1000hm?



Correlation – Channel Analysis

between the IBIS-AMI and the Transistor Netlist

Under a simple test environment:



Correlation – Mid Length Channel



Correlation – Mid Length Channel (Probe 1)



------history\3\7\Tran_Typ_Typ\DiePad\Rx1_pos-neg.cur

Correlation – Mid Length Channel (Probe 2)



history\3\7\Tran_Typ_Typ\Probes\Rx1_RX_EQ_OUT_Rx1_rxnode_ngnd.cur

cādence[°]

Correlation – Long Length Channel



Correlation – Long Length Channel (Probe 1)



Correlation – Long Length Channel (Probe 2)



Limitation

This method is only valid while being applied to a pure CTLE which is composed of linear components, such as R, L, C, Linear E(VCVS), Linear F(CCCS)...etc.

Or in short, a CTLE which satisfies:



Limitation (Cont'd)

There're still lots of circuits not suitable for this method. For example:



cādence°

Conclusion

- Cutting/Dividing the whole design is a necessary process during RX IBIS-AMI modeling. This slides provides a method which guarantees the combination of the sub-designs sodivided is exactly equivalent to the original whole design.
- Also, the method in this slides benefits modelers that they will no longer need to model a RX IBIS model. A dummy IBIS will be used for all cases while the buffer characteristics has been modeled into the AMI model. No cutting/dividing is needed any more.
- This slides provides a method to generate IBIS-AMI simply by characterizing the V/T of the netlist – away more accurate than generating IBIS-AMI by inputting parameters values.
- However, this method is only valid while being applied to a purely linear equalizer, that is, there exists a purely linear relationship between the input and output of the equalizer.
- What else? Can a TX FFE be modeled simply by characterizing? Can an non-linear RX CTE be modeled simply by characterizing?

Correlation – Mid Length Channel

In fact, now we've even developed a flow which can successfully model a non-linear DFEfree RX EQ with very good accuracy simply by characterizing: Example 1



Correlation – Long Length Channel

In fact, now we've even developed a flow which can successfully model a non-linear DFEfree RX EQ with very good accuracy simply by characterizing: Example 2



See you on IBIS Summit 2018

cādence®

© 2017 Cadence Design Systems, Inc. All rights reserved worldwide. Cadence, the Cadence logo and Spectre are registered trademarks and Sigrity, SystemSI, and T2B are trademarks of Cadence Design Systems, Inc. in the United States and other countries. All rights reserved. All other trademarks are the property of their respective owners.