

Embedded DDR4 Design Simulation

Asian IBIS Summit Tokyo, Japan November 18, 2016

Yukio Masuko: JPCA

masuko-y@s6.dion.ne.jp

Shinichi Maeda: KEI Systems

kei-systems@jcom.home.ne.jp

Contents

- JPCA/JPCA Design Academy
- JPCA DDR4 Project
- Simulation Results and Measurements
- Package Length Specification

JPCA

• Japan Electronics Packaging and Circuit Association



3 月7日本電子回路工業会

Japanese PCB Design/Manufacturing



● 一般社団法人 日本電子回路工業会

Who Is Concerned about Design Rules?

System Developer

- High Speed Circuit Design
 - Many people needed to satisfy difficult issues
 - Difficult to satisfy all

PCB Design/Manufacturing Related Issues

- Via design
- Line/Space
- Layer Stack-up
- PCB Material
- Line width
- Standard, Specification

- Skew
- Jitter
- Power Integrity
- Signal Integrity
- On Die Terminator
- I/F Topology



Design Bureau

5 **IPCA**

一般社团法人 日本電子回路工業会



We have to correct all information and check all by ourselves...

System Developer: Please refer IC's PCB Design Guide (^-^;) And so on, give me simulation report

JPCA Design Academy



- Found JPCA Design Academy
 - PCB Design Review
 - High-Speed Design Guideline
 - Design/Simulation Consulting
 - Simulation Tools
 - Simulation Engineer Training
 - Transfer Technical
 Documentations in Japanese

User's Requirements

DDR4 Design Project

• JPCA Design Academy's Project

ASIC Vender's Reference Design 00 Change •• Condition Material FR4 Line / Space Cannot Apply the Same Design Via size **Cross Section** Change Layout **Good Result** Propose 🖂 **Reference Design** Megtron 6

- 16 Layers
- Constraint

* Satisfy the Manufacturing Requirements* Satisfy the System Developer's Requirements

一般社团法人日本電子回路工業会

7 **IPCA**

DDR4 Design Project

- Step 1: 2015
 - ASIC Vender's Reference Design
 - Review the JEDEC DDR4 Specification
 - Review the Reference Board Rule/Topology
 - PI/SI Simulation
 - Measurement
 - Release the DDR4 Design Guide

DDR4 Design Project

- Step 2: 2016
 - 3 Japanese PCB Manufacturers Design Board (Case1, Case2, Case3)
 - Use JPCA Design Academy's DDR4 Design Library (Guide)
 - 3 Different Stackup
 - 3 Different Design
 - Use the Same Schematic
 - Use the Same Design Guide
 - Now on going Design, Simulation
 - Will Measure
 - Will Release Design Guide Rev. 2



10 **JPCA**

DDR4 Design Project

- Step 3: 2017~
 - Driver DDR4 Design Guide Rev.2
 - Design Consulting
 - Simulation Consulting
- Challenge New Technology (New Project) ?



Trial Boards





Reference Board



13 **月尺石**

VIA

Case1: 10 Layers/Buildup (4-2-4/IVH)





Case2: 8 Layers/Through



Case3: Buildup 10 Layers (4-2-4)





Case1: Trial Board





Тор



DDR4 x 4 U60, U61, U62, U62

Kintex UltraScale



DDR4 all Signal



DDR4 Memory x 4 16bit x 4 = 64bit

Kintex UltraScale Controller



Address Lines





Address Topology

U1 Kintex





Package Delay

Delay_Max(pS)	Delay_Min(pS)	Length_Max(mm)	Length_Min(mm)
212.797	210.680	31.889	31.904
162.510	160.893	24.353	24.364
164.813	163.173	24.698	24.710
149.230	147.745	22.363	22.373
148.715	147.235	22.286	22.296
176.310	174.556	26.421	26.433
161.790	160.181	24.246	24.256
124.500	123.261	18.657	18.666
174.675	172.937	26.176	26.188
81.307	80.498	12.184	12.190
157.946	156.374	23.669	23.680
81.175	80.367	12.165	12.170
97.875	96.901	14.667	14.674
76.931	76.165	11.529	11.534
101.537	100.526	15.216	15.223

- Sample of Package Delay table is shown as above
 - longest is 31.889mm
 - Shortest is 11.529
 - Diff: 20.36mm = 135.8ps (6.67ps/mm)
- It's required to include PKG routing length at
 - board layout stage (matched timing)
 - IO selecting stage using SI simulation (skew investigation)









•

Address, Clock and Power



25 **JPCA**



DQ Lines



26 **JPCA** 一般社团法人日本電子回路工業会

٠



DQ0 Topology





Simulation Results (DQ0-7,DM0)

ODT34Ω



Package model ON (Pkg skew should be added to PCB delay)





29 **JPCA** 一般社団法人日本電子回路工業会







Bottom: Differential Signals



31 **IPCA**



DQS Topology

All Differential Signals are brorken out from Top Layer to Bottom Layer.





33 **JPCA**

•



Z Impedance

VDD1.2V DDR4 Power Plane



Coupling or Skew Analysis?





Package length is required to add to:

- 1. PCB matched length routing
- 2. Pkg Skew investigation
- 3. Pkg model with coupling effect + Pkg delay simulation

Required Specification

- Pkg signal coupling simulation with Pkg skew effect is required for recent DDR4 bus simulation
- Current IBIS model:
 - Length could be added in to [Pin Numbers] section
 - Coupling model could be specified in [Define Package Model] section
 - But both coupling with length effect couldn't be allowed at one simulation.
 - Length should be specified in [Define Package Model]
 - [Length Matrix] Sparse_Matrix
 - [Row] A1
 - A1 8.7e-11 (unit Second)



END