

### Verification of PDN Design with Power Aware IBIS MODEL

#### Masaki Kirinaka

mkirinaka@jp.fujitsu.com **Akiko Tsukada** tsukada.akiko@jp.fujitsu.com **FUJITSU INTERCONNECT TECHNOLOGIES LIMITED** 

Asian IBIS Summit Tokyo, JAPAN November 18, 2016





- The Present verification methods of Board PDN design and Expectation to Power Aware IBIS Model
- Challenges for Verification with Power Aware IBIS MODEL
- Verification with Power Aware IBIS MODEL Summary
- For the Core power PDN verification

### The Present verification methods of Board PDN design and Expectation to Power Aware IBIS Model

- Method1) Apply the Design Guide of IC Maker to the Board design
- Method2) Check with the Target Impedance
- Method3) Compare with the Impedance of Evaluation board of IC Maker
- Method4) Compare with the Impedance of Existing Equipment's board
- Expectation for Power Aware IBIS Model

### Method1) Apply the Design Guide of IC Maker to the Board design





FUĨTSU

### Method2) Check with the Target Impedance

If the PDN Impedance of Board design is lower than the Target Impedance, the design is good.



TSU

FUĬ

### Method3) Compare with the Impedance of Evaluation board of IC Maker

If the PDN Impedance of Board design is lower than the PDN Impedance of Evaluation board, the design is good.



FUÏTSU

### Method4) Compare with the Impedance of Existing Equipment's board

If the PDN Impedance of Board design is lower than the PDN Impedance of Existing Equipment's board, the design is good.



FUĬĬTSU

### **Expectation for Power Aware IBIS Model**





### Absolute verification of IO power PDN is enabled



## Challenges for Verification with Power Aware IBIS MODEL

- Power Noise Simulation Model
- Power Noise difference between IBIS 4.2 and IBIS 5.0
- Power Noise difference by the Package PDN Model IBIS [Define Package Model] (LCR) versus S-param model
- Power Noise difference by the Package Decoupling Capacitor
- Power Noise difference by the Package S-param model frequency range

### **Power Noise Simulation Model**

### DDR3L-1600



FUJITSU

# Power Noise difference between IBIS 4.2 FUITSU and IBIS 5.0



# Power Noise difference between IBIS 4.2 FUJITSU and IBIS 5.0



# Power Noise difference between IBIS 4.2 FUITSU and IBIS 5.0

- In IBIS 5.0, the IO Power current including PDN of the Die is modeled.
- Therefore the accuracy of Power noise simulation is improved.
- Enable to change Board PDN design with Power noise simulation result.













Impedance differences appear at greater than 300MHz in two models.





- Impedance differences influence VDD Voltage waveform and DQ Voltage waveform.
- S-param model is higher accuracy than LCR model.



Power Noise difference by the Package Decoupling Capacitor



FUJITSU

# Power Noise difference by the Package Decoupling Capacitor



Impedance differences appear at greater than 10MHz in two cases.



# Power Noise difference by the Package Decoupling Capacitor



- Impedance less than 1GHz is improved by the package decoupling capacitor.
- But the Power noise increase by the package decoupling capacitor. (Because the anti-resonance has moved)
- S-param model that we can put capacitors on is necessary to check this result.
- From these simulation results, it is difficult to judge the improvement of the power noise only by impedance.
- It is necessary to check the power noise.

Power Noise difference by the Package S-param model of **FUJITSU** frequency range



Power Noise difference by the Package S-param model frequency range

A frequency range of S-param model influences the accuracy of the power noise analysis.





### Verification with Power Aware IBIS MODEL Summary

### Verification with Power Aware IBIS MODEL Summary



- In IBIS 5.0, the IO Power current including PDN of the Die is modeled.
- Therefore the accuracy of Power noise simulation is improved.
- Absolute verification of IO power PDN is enabled
- Difference of PKG PDN model format influences VDD Voltage waveform and DQ Voltage waveform.
- S-param model is higher accuracy than LCR model.

- It is necessary for the package mounted with capacitor to model it in S-param.

- The frequency range of the S-param model influences the accuracy of the power noise analysis.
- Expect the spread of IBIS 5.0 and high accuracy PKG PDN model.



# For the Core power PDN verification

### For the Core power PDN verification



-The currents of the Core power increase lately. Therefore the design verification of Core power PDN of board also is necessary.



Package, Die capacitance, Current waveforms are necessary for the high accuracy verification. Also, standardization is expected.

- References
- "IBIS (I/O Buffer Information Specification) Version 6.1", IBIS Open Forum 2015 <u>http://www.ibis.org/ver6.1/</u> for ibis 6.1
- "IBIS Interconnect SPICE Subcircuit (IBIS-ISS) Specification Version 1.0", IBIS Open Forum 2011 <u>http://www.ibis.org/ibis-iss\_ver1.0/</u> for ibis-iss



# FUJTSU

shaping tomorrow with you