

Skipper Liang Asian IBIS Summit, Taipei, Taiwan November 14, 2016



Agenda

Circuit Simulation

Channel simulation

LTI system

Channel simulation

IBIS+AMI model

What is IBIS+AMI model

And your concerns?

IBIS+AMI model generation flow – Validation is the KEY!!

Successful Stories:

- 1. TX An Output Buffer + FFE
- 2. RX An Input Buffer + AGC + CTE
- 3. A System TX + Channel + RX



Agenda

Circuit Simulation

Channel simulation

LTI system

Channel cimulation

IBIS+AMI model

What is IBIS+AMI model

And your concerns?

IBIS+AMI model generation flow - Validation is the KEY!!


Successful Stories:

- 1. TX An Output Buffer + FFE
- RX An Input Buffer + AGC + CTE
- 3 A System TV + Channel + PV



Circuit Simulation—

Using transistor **SPICE netlist** model




Kirchhoff's current law (KCL)

At any node (junction) in an electrical circuit, the sum of current flowing into that node is equal to the sum of currents flowing out of that node

2. Kirchhoff's voltage law (KVL)

The directed sum of the electrical potential differences (voltage) around any closed network is zero





Traditional signoff flow –


Using transistor **SPICE netlist** model (con't)


Advantages:

- Accurate PI prediction under <u>limited</u> bits transmission
- Accurate jitter prediction under <u>limited</u> bits transmission

Disadvantages:

- Very slow for SPICE netlist model - Takes weeks/months to get bit error-rate (BER) prediction
- Can't model the adaptive mechanism in RX





Agenda

Circuit Simulation

Channel simulation

LTI system

Channel simulation

IBIS+AMI model

What is IBIS+AMI model

And your concerns?

IBIS+AMI model generation flow - Validation is the KEY!!

Successful Stories:

- 1. TX An Output Buffer + FFE
- RX An Input Buffer + AGC + CTE

2 A System TV i Channel i PV



LTI – Linear time invariant (con't.)


- Signal expressed in an impulse-train format:
 - · Impulse:



$$\delta(t) = \begin{cases} 0, other than t = 0 \\ \infty, t = 0 \end{cases}$$

so,
$$\int_{-\infty}^{\infty} \delta(t)dt = 1$$


Quasi-Impulse:




$$\delta'(t) = \begin{cases} 0, |t| > \frac{\Delta t}{2} \\ \frac{1}{\Delta t}, |t| \le \frac{\Delta t}{2} \end{cases}$$

so,
$$\int_{-\infty}^{\infty} \delta'(t)dt = 1$$

Any Signal:




LTI – Linear time invariant (Con't.)



Channel-Simulation

Channel simulation :



Multi-times faster than circuit simulation!!



Agenda

Circuit Simulation

Channel simulation

LTI system

Channel simulation

IBIS+AMI model

What is IBIS+AMI model And your concerns?


IBIS+AMI model generation flow — Validation is the KEY!!

Successful Stories:

- 1. TX An Output Buffer + FFE
- RX An Input Buffer + AGC + CTE
- 3 A System TV + Channel + PV



What is IBIS+AMI model (Example: TX)




Accompanied with channel simulator:

- PI prediction with good accuracy without limits on transmission bits
- Jitter prediction with good accuracy without limits on transmission bits
- Very fast for IBIS+AMI netlist model -Takes minutes to get BER prediction
- Can model the adaptive mechanism in RX



What is IBIS+AMI model (Example: TX)



Accompanied with channel simulator:

But you might be concerned:

- PI prediction with good accuracy without limits on transmission bits
- Jitter prediction with good accuracy without limits on transmission bits
- Very fast for IBIS+AMI netlist model -Takes minutes to get BER prediction
- Can model the adaptive mechanism in RX



Agenda

Circuit Simulation

Channel simulation

LTI system

Channel cimulation

IBIS+AMI model

What is IBIS+AMI model

And your concerns?

IBIS+AMI model generation flow – Validation is the KEY!!


Successful Stories:

- 1. TX An Output Buffer + FFE
- RX An Input Buffer + AGC + CTE

A System TV + Channel + PV




IBIS+AMI model generation flow



Validation 1: Channel Simulation for

1. Transistor model with EQ on




Validation 1: Channel Simulation for

1. Transistor model with EQ on

To <u>qualify the</u> **AMI model** so generated.

```
XTX_hspice_model in idriver<3> idriver<2> idriver<1> idriver<0>
+ preemphasis post<3> preemphasis post<1> preemphasis post<1> preemphasis post<0>
+ preemphasis pre<2> preemphasis pre<1> preemphasis pre<0> sel halfrate
vidriver <3> idriver <3> 0 1.2
vidriver < 2 > idriver < 2 > 0 0
vidriver<1> idriver<1> 0
                                                                                                                     Test
vidriver < 0 > idriver < 0 > 0 0
                                                                                                                    Fixture
vpre_post<3> preemphasis_post<3> 0 1.2
vpre_post<2> preemphasis_post<2> 0.0
vpre_post<1> preemphasis_post<1> 0 0
vpre_post<0> preemphasis_post<0>0.0
vpre_pre<2> preemphasis_pre<2> 0 1.2
vpre_pre<1> preemphasis_pre<1> 0 0
vpre pre<0> preemphasis pre<0>00
       sel_halfrate 0 0
```

2. Transistor model with EQ off + AMI model






Validation 1: Channel Simulation for

- 1. Transistor model with EQ on
- 2. Transistor model with EQ off + AMI model

To <u>qualify the</u> **AMI model** so generated.



Why **Channel Simulation**?:

- 1. AMI model can only be used in **Channel Simulation**
- 2. Put transistor models under **Channel Simulation** will narrow down the possible cause for any difference happened here to the AMI model so generated.



Validation 2: Circuit Simulation for

1. Transistor model with EQ off 2. IBIS model so generated Circuit Sim (Buffer + EQ off) + Test Ckt Match Now, you can sign off your PKG/PCB design with




the IBIS+AMI model so generated


Validation 2: Circuit Simulation for

To <u>qualify the</u> IBIS model so

generated.

- 1. Transistor model with EQ off
- 2. IBIS model so generated







Validation 2: Circuit Simulation for

To <u>qualify the</u> <u>IBIS model</u> so generated.

- 1. Transistor model with EQ off
- 2. IBIS model so generated




Define a "mark" and a "target" to tell the quality of the IBIS model so generated







1. Transistor model with EQ on – Circuit Simulation



1. Transistor model with EQ on – Circuit Simulation



2. IBIS-AMI model – Channel Simulation




1. Transistor model with EQ on – Circuit Simulation (1,024 bits transmitted) To qualify the **IBIS-AMI** model so generated. 2. IBIS-AMI model – Channel Simulation (1e+16 bits transmitted)



- 1. Transistor model with EQ on Circuit Simulation
- 2. IBIS-AMI model Channel Simulation


To <u>qualify the</u> **IBIS-AMI model**so generated.



Also, to qualify the Channel Simulator – if the Channel Simulator behavior close enough to the Circuit Simulator.


Validation 4: Real Channel follows

1. Transistor model with EQ on — Circuit Simulation




Validation 4: Real Channel follows


- 1. Transistor model with EQ on Circuit Simulation
- 2. IBIS-AMI model Channel Simulation
- First of all, check if your system/channel to be analyzed can be treated as LTI or not:



Validation 4: Real Channel follows



- 1. Transistor model with EQ on Circuit Simulation
- 2. IBIS-AMI model Channel Simulation



Now, you can sign off your PKG/PCB design with the IBIS+AMI model so generated



Agenda

Circuit Simulation

Channel simulation

LTI system

Channel cimulation

IBIS+AMI model

What is IBIS+AMI model

And your concerns?

IBIS+AMI model generation flow — Validation is the KEY!!


Successful Stories:

- 1. USB 3.0 TX An Output Buffer + FFE
- 2. USB 3.0 RX An Input Buffer + AGC + CTE
- 3. A System USB 3.0 TX + Channel (PCB+Conn+3m Cable) + USB 3.0 RX



USB 3.0 TX


AVDD



AVDD


USB 3.0 TX


AVDD



AVDD


USB 3.0 RX









USB 3.0 RX



A System – USB 3.0 TX + Channel + USB 3.0 RX




Channel Insertion Loss






A System – USB 3.0 TX + Channel + USB 3.0 RX





Impulse Response Improvement – By FFE + AGC + CTLE Circuit





A System – USB 3.0 TX + Channel + USB 3.0 RX







Agenda

Circuit Simulation

Channel simulation

LTI system

Channel simulation

IBIS+AMI model

What is IBIS+AMI model

And your concerns?

IBIS+AMI model generation flow — Validation is the KEY!!

Successful Stories:

- 1. TX An Output Buffer + FFE
- RX An Input Buffer + AGC + CTE

3 A System TV + Channel + PV



- An accurate IBIS+AMI model could be an alternative approach to validate your "system" design versus a transistor netlist model
- An accurate IBIS-AMI model consists of two parts an <u>accurate IBIS model</u> and <u>an accurate AMI model</u> <u>validation</u> is the key
- An accurate IBIS should be generated by a tool which can well describe a <u>truly</u> <u>differential pair</u> in all V/I, V/T and I/T curves.
- An accurate AMI model should be generated by a tool with a rich library such that the generation tool can use all available means in the library to describe all your possible designs.
- A simulation environment which supports transistor netlist models is fundamental for IBIS+AMI model generation/validation.

cādence®

© 2016 Cadence Design Systems, Inc. All rights reserved worldwide. Cadence, the Cadence logo and Spectre are registered trademarks and Sigrity, SystemSI, and T2B are trademarks of Cadence Design Systems, Inc. in the United States and other countries.. All rights reserved. All other trademarks are the property of their respective owners.