

IBIS Simulation for High-Speed Memory Interface Board Suggestions : How to use IBIS model correctly

Masaki Kirinaka, Akiko Tsukada FUJITSU INTERCONNECT TECHNOLOGIES LIMITED

Asian IBIS Summit Tokyo, JAPAN November 16, 2015





Example of incorrect simulation

Suggestion to EBD specifications for DIMM simulation

Summary



Started board simulation using the IBIS model in 1999. At that time IBIS model was Ver3.1. The IBIS Model quality was poor in those days.

Ex.1) There was no PKG parameter.

JII.
11.

Component] XXXXXXXX Manufacturar					
Packagel					
variable	typ	min	max		
R_pkg	0.000	NA	NA		
pkg	0.000nH	NA	NA		
C_pkg	0.000pF	NA	NA		

DIP (Dual Inline Package)

Ex.2) A value of C_comp was incorrect .

[Model] LVTTL_12mA Model_type I/O Polarity Non-Inverting Enable Active-Low Vinl = 0.8Vinh = 2.0Vmeas = 1.65VCref = 0.0FRref = 50.000Vref = 0.0VC_comp 0.0pF 0.0pF 0.0pF

Ex.3) V-I Curve of Input Buffer with Internal Pulldown was incorrect.



Checked the IBIS model carefully.



[Model] LVTTL_12mA Model_type Input Vinl = 0.8Vinh = 2.0C_comp 0.0pF 0.0pF 0.0pF

Corrected the incorrect part of IBIS Model.



- The quality of the recent IBIS Model has been improved.
- Few incorrect values are seen.
- Therefore IBIS Model could be used without careful inspection.
- With adding [Model Spec]'s subparameters (S_overshoot_high, S_overshoot_low, D_overshoot_high, D_overshoot_low, D_overshoot_time) to IBIS Model, simulation can be started immediately.
- Correct result is provided in most of the cases.
- Reason to get incorrect simulation result in such situation.
 - Missed instructions provided in [Notes] .
 - The IBIS keyword that a simulator supports is not known.



Example of incorrect simulation

- Ex.1) Attention to model usage in [Notes]
- Ex.2) The IBIS keyword that a simulator supports
- Ex.3) Modeling method of Output buffer

Ex.1) Attention to model usage in [Notes]





Simulation engineer : Need to check contents of IBIS to find the reason.

Ex.1) Attention to model usage in [Notes]





DDR3L SODIMM Clock Waveform (The first simulation)



Long trace is causing the problem?

DDR3L SODIMM Clock Waveform (After a trace length change)



Reason? Check the Buffer model and IBIS to find other causes.

Cause:

Die capacitance subparameter of the memory's IBIS :

C_comp_power_clamp, C_comp_gnd_clamp

- The simulator does not support those subparameters. Therefore the simulator judged that there was no C_comp. And simulator's default C_comp was added to IBIS by an automatic correction mechanism.
- Added C_comp > C_comp_power_clamp + C_comp_gnd_clamp So a waveform was destroyed by a reflection noise by the big input capacitance.
- > The simulator gave a message as follows, but continued processing.
 - Warning that there is no C_comp.
 - Warning that simulator will use default C_comp.

DDR3L SODIMM Clock Waveform (After C_comp correction)



Ex.3) Modeling method of Output buffer Fujirs

- For the accurate modeling of the output buffer, it is necessary to use two [Rising Waveform] and two [Falling Waveform]. (Accuracy of the modeling : two[Rising Waveform] & two[Falling Waveform] > [Ramp])
- [Ramp] may be used for modeling by the following causes.
 - Setting of the simulator
 - Start times of four Waveforms are different.(See below.)

[Rising W V_fixture= R_fixture= time V 0.01pS	/aveform] = 0.6750 = 25.0000 /(typ) 0.21V	V(min)	V(max) 0.18V	[Falling Waveform] V_fixture= 0.6750 R_fixture= 25.0000 time V(typ) V(min) V(max) 0.03pS 1.12V 0.99V 1.21V	
30.00pS	0.21V	0.26V	0.18V	30.00pS 1.12V 0.99V 1.21V	
[Rising V_fixture R_fixture	Waveforr e = 0.0 e = 25.000	n]	V(max)	[Falling Waveform] V_fixture= 0.0 R_fixture= 25.0000	<u> </u>
0.00pS	0.0V 0.0V	0.0V	0.0V	$\begin{array}{c cccc} 0.02pS & 0.82V & 0.63V & 0.97V \\ 0.00pS & 0.82V & 0.82V & 0.63V & 0.97V \\ 0.00pS & 0.82V & 0.82V & 0.82V & 0.82V \\ 0.00pS & 0.82V & 0.82V & 0.82V & 0.82V \\ 0.00pS & 0.82V & 0.82V & 0.82V & 0.82V \\ 0.00pS & 0.82V & 0.82V & 0.82V & 0.82V & 0.82V \\ 0.00pS & 0.82V & 0.82V & 0.82V & 0.82V & 0.82V \\ 0.00pS & 0.82V \\ 0.00pS & 0.82V & 0.82$)

Ex.3) Modeling method of Output buffer Fujirsu

DDR3L DQ Waveform Comparison: [Waveform]x4 vs. [Ramp]





Suggestion to EBD specifications for DIMM simulation

- Addition of a socket model element to EBD
- Support the Skin effect and the Dielectric loss for EBD line model



FUJITSU



Make a model to assign for DIMM socket "CN1"



Need a better way for complicated models.

(S parameter, Complicated Spice Subcircuit)

Therefore suggestion is to be able to use S-element and X-element in EBD. (The S-element and the X-element are available in IBIS-ISS.)





Description example (Continue from the previous page)

[Reference Designator Map] Ref DesFile nameR1rtt_clk.ibsR2rtt_addr.ibsrtt_addr.ibsrtt_addr_360hmMem1DDR3L.ibsDDR3L.ibsDDR3L_1600_MEMORYMem2DDR3L.ibsDDR3L.ibsDDR3L_1600_MEMORY				
ImnameTSTONEFILEsocket_sparadimm_soc.s4p				
subckt_nameSUBCKTFILEsocket_spicesocket_mdl.sp				
[End Board Description]				

Support the Skin effect and the Dielectric loss for EBD line model



Example #1

[DDR3L SODIMM] Waveform comparison:

Line Model with LCR only(=EBD) vs. Line Model with Skin-Effect and Dielectric Loss



Support the Skin effect and the Dielectric loss for EBD line model



Example #2

[DDR4 SODIMM] Waveform comparison:

Line Model with LCR only(=EBD) vs. Line Model with Skin-Effect and Dielectric Loss



Support the Skin effect and the Dielectric loss for EBD line model



Therefore suggestion is to be able to use W-element in EBD. (The W-element are available in IBIS-ISS.)

Conventional EBD

[Path Description] 7 Pin 7 Len=0.2 L=3.5e-9 C=1.0e-12 R=0.1 / Len=0 R=15 / Len=0.1 L=3.5e-9 C=1.0e-12 R=0.1 / Node Mem1.C7

Add "Rs" and "Gd" to use the W-element for line model.

Summary



- ➤ The quality of the recent IBIS Model has been improved.
- Few models have incorrect values.
- In most cases, correct result is provided by simulation.
- Difference in Simulation Engineer's skill(about IBIS, Simulator and Device) may make incorrect simulation result.
- Suggested additions to the IBIS specification for EBD.
 - Adopt X-element and S-element for inserting socket model to DIMM model.
 - Adopt W-element "Rs", "Gd" for Skin-Effect and Dielectric Loss.



- "IBIS(I/O Buffer Information Specification)Version 6.1", IBIS Open Forum 2015
- "IBIS Interconnect SPICE Subcircuit (IBIS-ISS) Specification Version 1.0", IBIS Open Forum 2011
- * "4.20.18 204-Pin DDR3 SDRAM Unbuffered SO-DIMM Design Specification",2015 JEDEC
- * "Annex A, R/C A, in 260-Pin, 1.2 V (VDD), PC4-1600/PC4-1866/PC4-2133/PC4-2400/PC4-2666/PC4-3200 DDR4 SDRAM SODIMM Design Specification",2015 JEDEC

FUJTSU

shaping tomorrow with you