



# Enabling Full Power-aware Bus Simulation with Non-IBIS Device Model - A Kit using IBIS [External Model]

**Skipper Liang**

Cadence Design Systems

Asian IBIS Summit, Taipei, Taiwan

November 13, 2015

# Agenda


Introduction

Approach 1: Using IBIS [External Model]

Approach 2: Using an IBIS model to drive the SPICE netlist

Solution: A dummy IBIS model using [External Model] and additional circuit


Summary



# Introduction

# Bus simulation

- It refers to an automatic process
  - which includes simulation, measurement and report generation against a Bus, especially the memory interface in an EDA tool





# IBIS model

- Intrinsic format - the description of [Pin], [Diff Pin] and [Model Selector]
- IBIS makes Bus simulation possible in an EDA tool
  - easy to assign data groups with individual timing reference
  - Easy to change models and settings in batch mode


Stimulus Definition & Model Selection

Data Rate: 2.13333 Gbps Clock Period: T = 0.937501 ns Bit Period: UI = 0.468751 ns Minimum # of Bits: 16

Controller Memory | ☐ WLO/ClickMeasDelay ☒ Memory Blocks Share IO Models

Bus Group/Signal	Stimulus Pattern	Stimulus Offset (ns)	Transmit IO Model	Receive IO Model	Status
<input checked="" type="checkbox"/> Group44-low	1000110101110001..	Default			
<input checked="" type="checkbox"/> DDR0_DQ<56>	1000110101110001..	0.5T	pod12_34_60odt	pod12_34_60odt	Signal
<input checked="" type="checkbox"/> DDR0_DQ<57>	1000110101110001..	0.5T	pod12_34_60odt	pod12_34_60odt	Signal
<input checked="" type="checkbox"/> DDR0_DQ<58>	1000110101110001..	0.5T	pod12_34_60odt	pod12_34_60odt	Signal
<input checked="" type="checkbox"/> DDR0_DQ<59>	1000110101110001..	0.5T	pod12_34_60odt	pod12_34_60odt	Signal
<input checked="" type="checkbox"/> DDR0_DQS_7_P	10..	0.75T	pod12_34_60odt	pod12_34_60odt	Timing Ref
<input checked="" type="checkbox"/> DDR0_DQS_7_N	01..	0.75T	pod12_34_60odt	pod12_34_60odt	Timing Ref
<input type="checkbox"/> DDR0_CK_0_P			pod12_34_cmd		Not Connected
<input type="checkbox"/> DDR0_CK_0_N			pod12_34_cmd		Not Connected
<input checked="" type="checkbox"/> Group44-Upper	1000110101110001..	Default			
<input checked="" type="checkbox"/> DDR0_DQ<60>	1000110101110001..	0.5T	pod12_34_60odt	pod12_34_60odt	Signal
<input checked="" type="checkbox"/> DDR0_DQ<61>	1000110101110001..	0.5T	pod12_34_60odt	pod12_34_60odt	Signal
<input checked="" type="checkbox"/> DDR0_DQ<62>	1000110101110001..	0.5T	pod12_34_60odt	pod12_34_60odt	Signal

IO Model Filter:



# SPICE netlist

- Maximum freedom in the circuit format but hard for Bus simulation to be implemented
- Has detailed characteristics of circuits which can't be fully described by IBIS model
- Some IC designers prefer using SPICE netlist model than IBIS model

```
96 *****termination load and voltage*****
97 *VRTT VTT GROUND '0.5\vd15'
98 *R1 VTT PAD 25
99 *C1 PAD GROUND 4p
100 *C2 C GROUND 0.1p
101
102 *****termination control *****
103
104 VODTEN ODTEN GROUND 0 'high-active for termination impedance control enable, or termination=none
105 VODT0 ODT0 GROUND vdd12 'ODT[2:0] termination impedance bits control, ex:3'b000=none (detail table as below)
106 VODT1 ODT1 GROUND 0
107 VODT2 ODT2 GROUND 0
108
109 *****termination impedance table****
110 *ODT2 ODT1 ODT0 ***
111
112 *mode=1'b0 (DDR2 mode)
113 *3'b000=none
114 *3'b001=150ohm
115 *3'b010=75ohm
116 *3'b011=50ohm
117
118 *mode=1'b1 (DDR3 mode)
119 *3'b000=none
120 *3'b001=120ohm
121 *3'b010=60ohm
122 *3'b011=40ohm
123 *3'b100=30ohm
124 *3'b101=20ohm
125
126 *****
127
128
129 *****unencrypted*****
130 *.inc "path_to_file\file_name.spice"
131
132 *****
133 *.inc "path_to_file\file_name.spice"
134
135
136
137 XDUT C CN1 CN2 CN3 CP1 CP2 CP3 DSEL DVDD DVSS I MODE ODT0 ODT1 ODT2 ODTEN OE PAD PD POC RXEN VDD VREF VSS SLP_BI_SDS_18V_D_PDO
138
139 *****
140 *Parameter & Corner
141 *****
142 *.TEMP 60
143 *.param fixed_cor_sw=1 vdd33='3.3\vratio' vdd15='1.5\vratio' vdd18='1.8\vratio' vdd12='1.2\vratio'
144 *.param vratio=1
145
```

# IBIS External Model

- Allow a spice netlist to be called by an IBIS model, which means:

- With IBIS format, easy for Bus-Sim to be implemented
- Include detailed characteristics of circuit

```
[External Model]
Language SPICE
|
| Corner corner_name  file name          circuit_name (.subckt name)
Corner      Typ       buffer_typ.spi    buffer_io_typ
Corner      Min       buffer_min.spi    buffer_io_min
Corner      Max       buffer_max.spi    buffer_io_max
|
| Parameters - Not supported in SPICE
|
| Ports List of port names (in same order as in SPICE)
Ports A_signal my_drive my_enable my_receive my_ref
Ports A_puref A_pdref A_pcref A_gcref A_extref
|
| D_to_A d_port  port1      port2      vlow vhigh trise tfall corner_name
D_to_A   D_drive my_drive   my_ref     0.0  3.3  0.5n  0.3n  Typ
D_to_A   D_enable my_enable  A_gcref   0.0  3.3  0.5n  0.3n  Typ
|
| A_to_D d_port  port1      port2      vlow vhigh corner_name
A_to_D   D_receive my_receive my_ref    0.8   2.0   Typ
|
| Note: A_signal might also be used instead of a user-defined interface port
| for measurements taken at the die pads
|
[End External Model]
```

# SPICE netlist of transistor based device model

- An example of SPICE netlist for a transistor based device model
- For power supply, there are:
  - VDD\_Core/Vss\_Core
  - VDDIO/VSSIO
  - VREF

**Question: if we can use IBIS [External Model] to call this netlist to execute a fully power-aware Bus-Simulation?**

```

166 *****termination load and voltage*****
167 *VRTT VTT GROUND '0.5*vdd15'
168 *R1 VTT PAD 25
169 *C1 PAD GROUND 4p
170 *C2 C GROUND 0.1p
171
172 *****termination control*****
173
174 VODTEN ODTEN GROUND 0 'high-active for termination impedance control enable, or termination=none
175 VODT0 ODT0 GROUND vdd12 'ODT[2:0] termination impedance bits control, ex:3'b000=none (detail table as below)
176 VODT1 ODT1 GROUND 0
177 VODT2 ODT2 GROUND 0
178
179 *****termination impedance table*****
180 *ODT2 ODT1 ODT0          ***
181
182 *mode=1'b0 (DDR2 mode)
183 *3'b000=none
184 *3'b001=150ohm
185 *3'b010=75ohm
186 *3'b011=50ohm
187
188 *mode=1'b1 (DDR3 mode)
189 *3'b000=none
190 *3'b001=120ohm
191 *3'b010=60ohm
192 *3'b011=40ohm
193 *3'b100=30ohm
194 *3'b101=20ohm
195
196 *****
197
198
199 *****unencrypted*****
200 .inc "*****
201
202 *****
203 .inc "*****
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228

```

VDD\_Core/VSS\_Core

VDDIO/VSSIO and VREF

Input

Output

XDOT1 C CN1 CN2 CN3 CP1 CP2 CP3 DSEL DVDD DVSS I1 MODE ODT0 ODT1 ODT2 ODTEN OE PAD1 PD POC RXEN VDD VREF VSS SLP\_BI\_SDS\_18V\_D\_PDO

XDOT2 C CN1 CN2 CN3 CP1 CP2 CP3 DSEL DVDD DVSS I2 MODE ODT0 ODT1 ODT2 ODTEN OE PAD2 PD POC RXEN VDD VREF VSS SLP\_BI\_SDS\_18V\_D\_PDO

XDOT3 C CN1 CN2 CN3 CP1 CP2 CP3 DSEL DVDD DVSS I3 MODE ODT0 ODT1 ODT2 ODTEN OE PAD3 PD POC RXEN VDD VREF VSS SLP\_BI\_SDS\_18V\_D\_PDO

XDOT4 C CN1 CN2 CN3 CP1 CP2 CP3 DSEL DVDD DVSS I4 MODE ODT0 ODT1 ODT2 ODTEN OE PAD4 PD POC RXEN VDD VREF VSS SLP\_BI\_SDS\_18V\_D\_PDO

XDOT5 C CN1 CN2 CN3 CP1 CP2 CP3 DSEL DVDD DVSS I5 MODE ODT0 ODT1 ODT2 ODTEN OE PAD5 PD POC RXEN VDD VREF VSS SLP\_BI\_SDS\_18V\_D\_PDO

XDOT6 C CN1 CN2 CN3 CP1 CP2 CP3 DSEL DVDD DVSS I6 MODE ODT0 ODT1 ODT2 ODTEN OE PAD6 PD POC RXEN VDD VREF VSS SLP\_BI\_SDS\_18V\_D\_PDO

XDOT7 C CN1 CN2 CN3 CP1 CP2 CP3 DSEL DVDD DVSS I7 MODE ODT0 ODT1 ODT2 ODTEN OE PAD7 PD POC RXEN VDD VREF VSS SLP\_BI\_SDS\_18V\_D\_PDO

XDOT8 C CN1 CN2 CN3 CP1 CP2 CP3 DSEL DVDD DVSS I8 MODE ODT0 ODT1 ODT2 ODTEN OE PAD8 PD POC RXEN VDD VREF VSS SLP\_BI\_SDS\_18V\_D\_PDO

XDOT9 C CN1 CN2 CN3 CP1 CP2 CP3 DSEL DVDD DVSS I9 MODE ODT0 ODT1 ODT2 ODTEN OE PAD9 PD POC RXEN VDD VREF VSS SLP\_BI\_SDS\_18V\_D\_PDO

XDOT10 C CN1 CN2 CN3 CP1 CP2 CP3 DSEL DVDD DVSS I10 MODE ODT0 ODT1 ODT2 ODTEN OE PAD10 PD POC RXEN VDD VREF VSS SLP\_BI\_SDS\_18V\_D\_PDO

XDOT11 C CN1 CN2 CN3 CP1 CP2 CP3 DSEL DVDD DVSS I11 MODE ODT0 ODT1 ODT2 ODTEN OE PAD11 PD POC RXEN VDD VREF VSS SLP\_BI\_SDS\_18V\_D\_PDO

XDOT12 C CN1 CN2 CN3 CP1 CP2 CP3 DSEL DVDD DVSS I12 MODE ODT0 ODT1 ODT2 ODTEN OE PAD12 PD POC RXEN VDD VREF VSS SLP\_BI\_SDS\_18V\_D\_PDO

XDOT13 C CN1 CN2 CN3 CP1 CP2 CP3 DSEL DVDD DVSS I13 MODE ODT0 ODT1 ODT2 ODTEN OE PAD13 PD POC RXEN VDD VREF VSS SLP\_BI\_SDS\_18V\_D\_PDO

XDOT14 C CN1 CN2 CN3 CP1 CP2 CP3 DSEL DVDD DVSS I14 MODE ODT0 ODT1 ODT2 ODTEN OE PAD14 PD POC RXEN VDD VREF VSS SLP\_BI\_SDS\_18V\_D\_PDO

XDOT15 C CN1 CN2 CN3 CP1 CP2 CP3 DSEL DVDD DVSS I15 MODE ODT0 ODT1 ODT2 ODTEN OE PAD15 PD POC RXEN VDD VREF VSS SLP\_BI\_SDS\_18V\_D\_PDO

XDOT16 C CN1 CN2 CN3 CP1 CP2 CP3 DSEL DVDD DVSS I16 MODE ODT0 ODT1 ODT2 ODTEN OE PAD16 PD POC RXEN VDD VREF VSS SLP\_BI\_SDS\_18V\_D\_PDO

XDOT17 C CN1 CN2 CN3 CP1 CP2 CP3 DSEL DVDD DVSS I17 MODE ODT0 ODT1 ODT2 ODTEN OE PAD17 PD POC RXEN VDD VREF VSS SLP\_BI\_SDS\_18V\_D\_PDO


XDOT18 C CN1 CN2 CN3 CP1 CP2 CP3 DSEL DVDD DVSS I18 MODE ODT0 ODT1 ODT2 ODTEN OE PAD18 PD POC RXEN VDD VREF VSS SLP\_BI\_SDS\_18V\_D\_PDO

XDOT19 C CN1 CN2 CN3 CP1 CP2 CP3 DSEL DVDD DVSS I19 MODE ODT0 ODT1 ODT2 ODTEN OE PAD19 PD POC RXEN VDD VREF VSS SLP\_BI\_SDS\_18V\_D\_PDO

XDOT20 C CN1 CN2 CN3 CP1 CP2 CP3 DSEL DVDD DVSS I20 MODE ODT0 ODT1 ODT2 ODTEN OE PAD20 PD POC RXEN VDD VREF VSS SLP\_BI\_SDS\_18V\_D\_PDO



XDOT21 C CN1 CN2 CN3 CP1 CP2 CP3 DSEL DVDD DVSS I21 MODE ODT0 ODT1 ODT2 ODTEN OE PAD21 PD POC RXEN VDD VREF VSS SLP\_BI\_SDS\_18V\_D\_PDO





# Approach 1: using IBIS [External Model]

# Multi-power nets in [External Model] Section?



- Same as a normal IBIS model, an IBIS model with [External Model] can connect to only one PWR / GND pair, usually the VDDIO and VSSIO.

- What will we do for the following:

1. VDD\_Core/Vss\_Core

➡ A\_puref, A\_pdref, A\_pceref, A\_gceref

2. VDDIO/VSSIO



3. VREF

```
[External Model]
Language SPICE
|
| Corner corner_name file_name circuit_name (.subckt name)
Corner Typ buffer_typ.spi buffer_io_typ
Corner Min buffer_min.spi buffer_io_min
Corner Max buffer_max.spi buffer_io_max
|
| Parameters - Not supported in SPICE
|
| Ports List of port names (in same order as in SPICE)
Ports A_signal my_drive my_enable my_receive my_ref
Ports A_puref A_pdref A_pceref A_gceref A_extref
|
| D_to_A d_port port1 port2 vlow vhigh trise tfall corner_name
D_to_A D_drive my_drive my_ref 0.0 3.3 0.5n 0.3n Typ
D_to_A D_enable my_enable A_gceref 0.0 3.3 0.5n 0.3n Typ
|
| A_to_D d_port port1 port2 vlow vhigh corner_name
A_to_D D_receive my_receive my_ref 0.8 2.0 Typ
|
| Note: A_signal might also be used instead of a user-defined interface port
| for measurements taken at the die pads
|
[End External Model]
```

# Multi-power nets in [External Model] Section? (Cont')

(spice\_io.ckt)

```

1 .subckt se_drv15_odt0ff DVDD DVSS PAD1 OE nd_out_of_in
2
3 .param vdd15='1.5'
4 .param vdd12='1.2'
5 VREF VREF GROUND '0.5*vdd15' 'reference voltage for the SSTL receiver @padding'
6
7 .protect
8 .inc .lib/design_io_pad.inc
9 .unprotect
10
11 *VDDDD DVDD GROUND vdd15 'power supply voltage
12 *VDDVSS DVSS GROUND 0
13 VDDA12 VDD GROUND vdd12 'core power supply voltage
14 VSSA12 VSS GROUND 0
15
16 VMODE MODE GROUND vdd12 'mode select signal
17 '1'b0 selects DDR2 mode
18 '1'b1 selects DDR3 mode
19 VPOC POC GROUND 0 'power on control @padding
20
21 .connect OE RXEN
22
23
24 VPD PD GROUND vdd12 'active-high for receiver power down signal
25
26 VDSEL DSEL GROUND vdd12 'DDR2 drive select signal
27 '1'b0 60% drive (classI)
28 '1'b1 full drive (classII)
29
30 *****termination control *****
31
32 VODTEN ODTEN GROUND 0 'high-active for termination impedance control enable, or termination=none
33 VODT0 ODT0 GROUND vdd12 'ODT[2:0] termination impedance bits control, ex:3'b000=none (detail table as bellow)
34 VODT1 ODT1 GROUND 0
35 VODT2 ODT2 GROUND 0

```

```

*****
Model se_drv15_odt0ff
*****

[Model] se_drv15_odt0ff
Model_type I/O
Polarity Non-Inverting
Enable Active-High
[Voltage Range] 1.500V 1.425V 1.575V
[Ramp]
| variable typ min max
dU/dt_r 0.720/0.006n 0.720/0.006n 0.720/0.006n
dU/dt_f 0.720/0.006n 0.720/0.006n 0.720/0.006n
R_load = 50.000

[External Model]
Language SPICE

| Corner corner_name file_name circuit_name (.subckt name)
Corner Typ spice_io.ckt se_drv15_odt0ff
Corner Min spice_io_min.ckt se_drv15_odt0ff_min
Corner Max spice_io_max.ckt se_drv15_odt0ff_max

| Ports List of port names (in same order as in SPICE)
Ports A_puref A_pdref A_signal my_drive my_enable my_receive

| D_to_A d_port port1 port2 vlow vhigh trise tfall corner_name
D_to_A D_drive my_drive A_pdref 0.0 1.2 10p 10p Typ
D_to_A D_drive my_drive A_pdref 0.0 1.2 10p 10p Min
D_to_A D_drive my_drive A_pdref 0.0 1.2 10p 10p Max
D_to_A D_enable my_enable A_pdref 0.0 1.2 10p 10p Typ
D_to_A D_enable my_enable A_pdref 0.0 1.2 10p 10p Min
D_to_A D_enable my_enable A_pdref 0.0 1.2 10p 10p Max
| A_to_D d_port port1 port2 vlow vhigh corner_name
A_to_D D_receive my_receive A_pdref 0.0 1.0 Typ
A_to_D D_receive my_receive A_pdref 0.0 1.0 Min
A_to_D D_receive my_receive A_pdref 0.0 1.0 Max

[End External Model]

```

- Except the VDDIO and VSSIO, which will be connected to real power delivery network routing, the other PWR and GND will be connected to a “**IDEAL**” voltage source.


➡ **Not Fully Power-Aware**






## Approach 2: Using an IBIS model to drive the SPICE netlist


# IBIS-drive SPICE netlist





# IBIS-drive SPICE netlist (Cont')





Solution: A dummy IBIS model using  
[External Model] and  
additional circuits

# A simple kit

For "Write": IBIS which calls a short circuit to pass through digital data using [External Model]

$R=1e-15$

For "Read": IBIS which calls an open circuit to probe analog received data using [External Model]

$R=1e+15$

```

1  dq0      Dummy_IO
2  dq1      Dummy_IO
3  dq2      Dummy_IO
4  dq3      Dummy_IO
5  dq4      Dummy_IO
6  dq5      Dummy_IO
7  dq6      Dummy_IO
8  dq7      Dummy_IO
9  dq8      Dummy_IO
10 dq9      Dummy_IO
11 dq10     Dummy_IO
12 dq11     Dummy_IO
13 dq12     Dummy_IO
14 dq13     Dummy_IO
15 dq14     Dummy_IO
16 dq15     Dummy_IO
17 dm0      Dummy_IO
18 dm1      Dummy_IO
19 dqs0p     Dummy_IO
20 dqs0n     Dummy_IO
21 dqs1p     Dummy_IO
22 dqs1n     Dummy_IO
23 VSS0      GND
24 VDDQ0     POWER

[Diff pin] inv_pin vdiff tdelay_typ tdelay_min tdelay_max
19      20      100.000mV 0.0s
21      22      100.000mV 0.0s

*****Component Bus Definitions *****
[Model Selector] Dummy_IO
Write single end driver
Read single end Receiver

*****
*****Model Write*****
*****
[Model] Write
Model_type I/O
Polarity Non-Inverting
Enable Active-High
[Voltage Range] 1.500V 1.425V 1.575V
[Ramp]
| variable typ min max
dU/dt_r 0.120/0.001n 0.120/0.001n 0.120/0.001n
dU/dt_f 0.120/0.001n 0.120/0.001n 0.120/0.001n
R_load = 50.000
    
```



through.ibs




write.ckt



read.ckt

# Write Operation



# Write Operation (cont')

IBIS which calls a short circuit to pass through digital data using [External Model]

$R=1e-15$

```

19      20      100.000mV  0.0s
21      22      100.000mV  0.0s
*****Component Bus Definitions *****
[Model Selector] Dummy_IO
Write single end driver
Read single end Receiver

*****
*****Model Write
*****

[Model] Write
Model_type I/O
Polarity      Non-Inverting
Enable        Active-High
[Voltage Range]      1.500V      1.425V      1.575V
[Ramp]
| variable      typ      min      max
dV/dt_r  0.120/0.001n      0.120/0.001n      0.120/0.001n
dV/dt_f  0.120/0.001n      0.120/0.001n      0.120/0.001n
R_load = 50.000

[External Model]
Language SPICE

| Corner  corner_name  file_name  circuit_name (.subckt name)
Corner    Typ          write.ckt  write
Corner    Min          write.ckt  write
Corner    Max          write.ckt  write

| Ports List of port names (in same order as in SPICE)
Ports A_puref A_pdref A_signal my_drive my_enable my_receive

| D_to_A d_port port1 .subckt write DVDD DVSS PAD I OE nd_out_of_in
D_to_A D_drive my_drive
D_to_A D_drive my_drive
D_to_A D_drive my_drive
D_to_A D_enable my_enable
D_to_A D_enable my_enable
D_to_A D_enable my_enable
| A_to_D d_port port1 port2 vlow vhigh corner_name
A_to_D D_receive my_receive A_pdref 0.0 1.0 Min
A_to_D D_receive my_receive A_pdref 0.0 1.0 Max
A_to_D D_receive my_receive A_pdref 0.0 1.0 Max

[End External Model]
*****
*****Model Read

```




# Write Operation (cont')

- In a bus simulation, user can easily switch the model of the Controller's buffer to "Write"


Controller   Memory				
Bus Group/Signal	Stimulus Pattern	Stimulus Offset (ns)	Transmit IO Model	Status
<input checked="" type="checkbox"/> DATA0	1000110101110...	Default		
<input type="checkbox"/> dm0			Write	Not Connected
<input checked="" type="checkbox"/> dq0	1000110101110...	0.5T	Write	Signal
<input checked="" type="checkbox"/> dq1	1000110101110...	0.5T	Write	Signal
<input checked="" type="checkbox"/> dq2	1000110101110...	0.5T	Write	Signal
<input type="checkbox"/> dq3			Write	Not Connected
<input type="checkbox"/> dq4			Write	Not Connected
<input type="checkbox"/> dq5			Write	Not Connected
<input type="checkbox"/> dq6			Write	Not Connected
<input type="checkbox"/> dq7			Write	Not Connected
<input checked="" type="checkbox"/> dqs0p	10..	0.75T	Write	Timing Ref
<input checked="" type="checkbox"/> dqs0n	01..	0.75T	Write	Timing Ref
<input type="checkbox"/> DATA1				

# Write Operation (cont')



# Write Operation (cont')

For a new project, the kit is re-usable with little modification




# Write Operation (cont')

For a new project, the kit is re-usable with little modification

Can almost be re-used

*through.ibs*




```
21          22          100.000mV  0.0s
|*****Component Bus Definitions *****|
|[Model Selector] Dummy_IO|
|Write  single end driver|
|Read  single end Receiver|
|*****|
|*****Model Write*****|
|*****|
|[Model] Write|
|Model_type I/O|
|Polarity      Non-Inverting|
|Enable        Active-High|
|[Voltage Range] 1.500V      1.425V      1.575V|
|[Ramp]|
|  variable      typ      min      max|
|dU/dt_r 0.120/0.001n 0.120/0.001n 0.120/0.001n|
|dU/dt_f 0.120/0.001n 0.120/0.001n 0.120/0.001n|
|R_load = 50.000|
|[External Model]|
|Language SPICE|
|
| Corner  corner_name  file_name  circuit_name (.subckt name)|
|Corner   Typ          write.ckt  write|
|Corner   Min          write.ckt  write|
|Corner   Max          write.ckt  write|
|
| Ports List of port names (in same order as in SPICE)|
|Ports A_puref A_pdref A_signal my_drive my_enable my_receive|
|
| D_to_A d_port port1 port2 vlow whigh trise tfall corner_name|
|D_to_A D_drive my_drive A_pdref 0.0 1.2 10p 10p Typ|
|D_to_A D_drive my_drive A_pdref 0.0 1.2 10p 10p Min|
|D_to_A D_drive my_drive A_pdref 0.0 1.2 10p 10p Max|
|D_to_A D_enable my_enable A_pdref 0.0 1.2 10p 10p Typ|
|D_to_A D_enable my_enable A_pdref 0.0 1.2 10p 10p Min|
|D_to_A D_enable my_enable A_pdref 0.0 1.2 10p 10p Max|
|
| A_to_D d_port port1 port2 vlow whigh corner_name|
|A_to_D D_receive my_receive A_pdref 0.0 1.0 Typ|
|A_to_D D_receive my_receive A_pdref 0.0 1.0 Min|
|A_to_D D_receive my_receive A_pdref 0.0 1.0 Max|
|
|[End External Model]|
|*****|
|*****Model Read*****|
|*****|
```

Modify to the correct voltage level of your IO's Input node


Modify to the correct voltage level of your IO's Enable node

# Read Operation





# Read Operation (cont')



```

A_to_D D_receive my_receive A_pdref 0.0 1.0 Typ
A_to_D D_receive my_receive A_pdref 0.0 1.0 Min
A_to_D D_receive my_receive A_pdref 0.0 1.0 Max

[End External Model]

*****
Model Read
*****

[Model] Read
Model_type I/O
Polarity      Non-Inverting
Enable        Active-High
[Voltage Range]      1.500V      1.425V      1.575V
[Ramp]
| variable      typ      min      max
dV/dt_r  0.120/0.001n  0.120/0.001n  0.120/0.001n
dV/dt_f  0.120/0.001n  0.120/0.001n  0.120/0.001n
R_load = 50.000

[External Model]
Language SPICE

| Corner  corner_name  file_name  circuit_name (.subckt name)
Corner    Typ          read.ckt   read
Corner    Min          read.ckt   read
Corner    Max          read.ckt   read

| Ports List of port names (in same order as SPICE)
Ports A_puref A_pdref A_signal my_drive my_enable _receive

| D_to_A d_port port1 port2 vlow which trise tfall corner_name
D_to_A D_drive my_drive _subckt read DVDD DVSS PAD I OE nd_out_of_in
D_to_A D_drive my_drive
D_to_A D_drive my_drive
D_to_A D_enable my_ena
D_to_A D_enable my_ena
D_to_A D_enable my_ena
D_to_A D_enable my_ena
| A_to_D d_port port1 .ends
A_to_D D_receive my_re
A_to_D D_receive my_receive A_pdref 0.0 1.0 Min
A_to_D D_receive my_receive A_pdref 0.0 1.0 Max

[End External Model]

[End]


*****Modified by Cadence Design Systems*****
[ibischk5 V5.0.3]

```

read.ckt

# Read Operation (cont')

If you want to observe the waveform before IO:



# Read Operation (cont')

- You will need to modify the netlist of the IO circuit block by adding some "Voltage Controlled Voltage sources" which is controlled by the voltage on IO circuit block's PAD.
- Connect the dummy controller's output pad to these "Voltage Controlled Voltage sources"

```

'VCCT2B DVDD dum17854 DC 0.000000
'VVCCT2B dum17854 0 DC 1.500000
'VGNDT2B DVSS 0 DC 0.000000

'VENAT2B OE 0 DC 1.200000
'VINT2B I 0 PWL 0.0 0.000000
*+ 6.250000e-010 0.000000 6.350000e-010 1.200000
*+ 1.250000e-009 1.200000 1.260000e-009 0.000000
*+ 1.875000e-009 0.000000 1.885000e-009 1.200000
*+ 2.500000e-009 1.200000 2.510000e-009 0.000000
*+ 3.125000e-009 0.000000 3.135000e-009 1.200000
*+ 3.750000e-009 1.200000 3.760000e-009 0.000000
*+ 4.375000e-009 0.000000 4.385000e-009 1.200000
*+ 5.625000e-009 1.200000 5.635000e-009 0.000000
*+ 6.250000e-009 0.000000 6.260000e-009 1.200000
*+ 8.125000e-009 1.200000 8.135000e-009 0.000000

.TEMP 25.000000

.OPTIONS INGOLD=2.000000
.OPTIONS NUMDGT=8

.OPTIONS DELMAX=1.000000e-011


'.TRAN 5.000000e-012 9.375000e-009
'.PRINT TRAN V(PAD) I(VCCT2B)
'.PRINT TRAN V(DVDD)
'.PRINT TRAN V(I)

'.END

E1 probe_PAD1 DVSS VOLT = "1*(V(PAD1,DVSS))"
E2 probe_PAD2 DVSS VOLT = "1*(V(PAD2,DVSS))"
E3 probe_PAD3 DVSS VOLT = "1*(V(PAD3,DVSS))"
E4 probe_PAD4 DVSS VOLT = "1*(V(PAD4,DVSS))"
E5 probe_PAD5 DVSS VOLT = "1*(V(PAD5,DVSS))"
E6 probe_PAD6 DVSS VOLT = "1*(V(PAD6,DVSS))"
E7 probe_PAD7 DVSS VOLT = "1*(V(PAD7,DVSS))"
E8 probe_PAD8 DVSS VOLT = "1*(V(PAD8,DVSS))"
E9 probe_PAD9 DVSS VOLT = "1*(V(PAD9,DVSS))"
E10 probe_PAD10 DVSS VOLT = "1*(V(PAD10,DVSS))"
E11 probe_PAD11 DVSS VOLT = "1*(V(PAD11,DVSS))"
E12 probe_PAD12 DVSS VOLT = "1*(V(PAD12,DVSS))"
E13 probe_PAD13 DVSS VOLT = "1*(V(PAD13,DVSS))"
E14 probe_PAD14 DVSS VOLT = "1*(V(PAD14,DVSS))"
E15 probe_PAD15 DVSS VOLT = "1*(V(PAD15,DVSS))"
E16 probe_PAD16 DVSS VOLT = "1*(V(PAD16,DVSS))"
E17 probe_PAD17 DVSS VOLT = "1*(V(PAD17,DVSS))"
E18 probe_PAD18 DVSS VOLT = "1*(V(PAD18,DVSS))"
E19 probe_PAD19 DVSS VOLT = "1*(V(PAD19,DVSS))"
E20 probe_PAD20 DVSS VOLT = "1*(V(PAD20,DVSS))"
E21 probe_PAD21 DVSS VOLT = "1*(V(PAD21,DVSS))"
E22 probe_PAD22 DVSS VOLT = "1*(V(PAD22,DVSS))"

.ends
    
```

spice\_io\_read.ckt




# Read Operation (cont')

- In a bus simulation, user can easily switch the model of the Controller's buffer to "Read"

Controller   Memory		
Bus Group/Signal	Receive IO Model	Status
DATA0		
dm0	Read	Not Connected
dq0	Read	Signal
dq1	Read	Signal
dq2	Read	Signal
dq3	Read	Not Connected
dq4	Read	Not Connected
dq5	Read	Not Connected
dq6	Read	Not Connected
dq7	Read	Not Connected
dqs0p	Read	Timing Ref
dqs0n	Read	Timing Ref
DATA1		


# Read Operation (cont')





# Read Operation (cont')

For a new project, the kit is re-usable with little modification



# Differential Buffer

No matter true or pseudo, you can use the same kit without any modification because:

(take “write operation” as an example)

## Controller (*through.ibs*)

```

[Component] Dummy
[Manufacturer] Cadence Design System, SKPR.
[Package]
[variable]
R_pkg 0.0 typ 0.0 min 0.0 max
C_pkg 0.0H 0.0H 0.0H 0.0H
C_pkg 0.0F 0.0F 0.0F 0.0F
[Pin]
signal_name model_name R_pin I_pin C_pin
1 dq0 Dummy_IO
2 dq1 Dummy_IO
3 dq2 Dummy_IO
4 dq3 Dummy_IO
5 dq4 Dummy_IO
6 dq5 Dummy_IO
7 dq6 Dummy_IO
8 dq7 Dummy_IO
9 dq8 Dummy_IO
10 dq9 Dummy_IO
11 dq10 Dummy_IO
12 dq11 Dummy_IO
13 dq12 Dummy_IO
14 dq13 Dummy_IO
15 dq14 Dummy_IO
16 dq15 Dummy_IO
17 dm0 Dummy_IO
18 dm1 Dummy_IO
19 dq50p Dummy_IO
20 dq50n Dummy_IO
21 dncn
  
```

```

[Model Selector] Dummy_IO
Write Single end driver
Read Single end Receiver
  
```


```

[Model] Write
Model type V/I
Polarity Non-Inverting
Enable Active-High
[Voltage Range]
[Ramp]
[variable]
dv/dt_r 0.120/0.001n 0.120/0.001n 0.120/0.001n max
dv/dt_f 0.120/0.001n 0.120/0.001n 0.120/0.001n max
R_load = 50.000
[External Model]
Language SPICE
[Corner]
Corner corner_name file_name circuit_name (.subckt name)
Corner Type write.ckt write
Corner Min write.ckt write
Corner Max write.ckt write
[Ports List of port names (in same order as in SPICE)]
Ports A_puref A_pdrf A_signal my_drive my_enable my_receive
  
```

```

.subckt write DVDD DVSS PAD1 OE nd_out_of_in
R1 PAD 1e-15
.ends
write.ckt
  
```


## SPICE Model Circuit Block (Netlist-based IO Model)



# Differential Buffer (cont')

For Truly Differential Buffer type1:

## Controller (*through.ibs*)




Because:

1. During load IBIS, you will set dqs0p and dqs0n as TimingRef
2. dqs0p and dqs0n refer to one same model whose polarity is “non-inverting”

**EDA tool** should or already can automatically generate two stimulus signals with  $180^\circ$  phase shift


## SPICE Model Circuit Block (Netlist-based IO Model)



# Differential Buffer (cont')

For Truly Differential Buffer type2:

## Controller (*through.ibs*)




Because:

1. During load IBIS, you will set dqs0p and dqs0n as TimingRef
2. dqs0p and dqs0n refer to one same model whose polarity is “non-inverting”

**EDA tool** should or already can automatically generate two stimulus signals with  $180^\circ$  phase shift


## SPICE Model Circuit Block (Netlist-based IO Model)



# Differential Buffer (cont')

For Pseudo Differential Buffer:

## Controller (*through.ibs*)




Because:

1. During load IBIS, you will set dqs0p and dqs0n as TimingRef
2. dqs0p and dqs0n refer to one same model whose polarity is “non-inverting”

**EDA tool** should or already can automatically generate two stimulus signals with 180° phase shift


## SPICE Model Circuit Block (Netlist-based IO Model)



# Differential Buffer (cont')

For Pseudo Differential Buffer:

## Controller (*through.ibs*)




Because:

1. During load IBIS, you will set dqs0p and dqs0n as TimingRef
2. dqs0p and dqs0n refer to one same model whose polarity is “non-inverting”


**EDA tool** should or already can **automatically** generate two stimulus signals with 180° phase shift

## SPICE Model Circuit Block (Netlist-based IO Model)




# Differential Buffer (cont')

An example with method2: 3 DQ and 1 pair of DQS





# Solution flow chart





# Summary

# Notes

- For analysis of SSN
  - With the full flexibilities as using SPICE, this method allows user to do **a power-aware SSN analysis between multiple signals and multiple PDNs**, such as VDD\_Core/VSS\_Core, VDDIO/VSSIO, VTT and VREF together at the same time.
- Model modification and change of topology
  - This method requires the change of topology - inserting a Spice block but the wrapping .sp file according to the description in [External Model] is not necessary since it's ready for use in the kit - **easy for re-using** this kit in a new project of a new IO.
- Read Operation
  - As this method requires the change of topology when building topology, during the analysis of read operation, user will need to modify **the netlist of the IO circuit block** by adding some “Voltage Controlled Voltage source” which is controlled by the voltage on IO circuit block's PAD.
- Differential Buffer
  - This method can use the same kit without additional modification for both single-end and differential buffer, **no matter it's truly or pseudo**.

# References

- IBIS specification (v6.1)  
[http://www.ibis.org/ver6.1/ver6\\_1.pdf](http://www.ibis.org/ver6.1/ver6_1.pdf)

**cā dence<sup>®</sup>**