WELCOME FROM MIKE LABONTE, SIGNAL INTEGRITY SOFTWARE

Ladies and Gentlemen,

As chair of the IBIS Open Forum it is my pleasure to welcome you to the 2015 Asian IBIS Summit in Taipei and to thank you for your presentations and participation. We are grateful to our sponsors IO Methodology, Keysight Technologies, and Synopsys for making this event possible.

Since 1993 IBIS has provided the digital electronics industry with specifications to make signal, timing, and power integrity analyses much easier and faster. The challenges keep changing and the IBIS community keeps responding with new enhancements to the IBIS family of specifications, which the IC vendors, EDA tool companies, and system designers adopt readily.

Support for IBIS in Asia has been strong, and the IBIS Open Forum looks forward to continued innovation and contributions from technology companies in this part of the world. Thank you!

Mertral R La Anto

Mike LaBonte Signal Integrity Software (SiSoft) Chair, IBIS Open Forum

WELCOME FROM MIKE LABONTE, SIGNAL INTEGRITY SOFTWARE

女士们,先生们,

作为 IBIS 开放论坛的主席我很高兴地欢迎大家来到 2015 年亚洲 IBIS 台北峰会,并感谢 您的演讲和参与。我们特别要感谢我们的赞助商 IO Methodology Inc, Keysight Technologies,Synopsys,是他们使本次活动成为可能。

从 1993 年至今,IBIS 为高速数字电路设计的信号,时序和功率完整性分析方面提供了更 加容易和快捷电子模型行业规范。为适应不断变化的挑战,在 IC 供应商, EDA 工具公 司和系统设计师的共同努力下, IBIS 正在继续不断加入新的功能和完善已有的 IBIS 系列 规范。

在亚洲, IBIS 一直受到广泛的支持。 从世界的这一部分, IBIS 开放论坛期待着有更多 的技术创新和贡献。

谢谢!

Martinal R La Santo

Mike LaBonte (迈克 拉邦地) SiSoft 公司 主席,IBIS 开放论坛

AGENDA AND ORDER OF THE PRESENTATIONS

(The actual agenda might be modified)


	IBIS SUMMIT MEETING AGENDA
8:15	SIGN IN - Vendor Tables Open at 8:30
9:00	<pre>WELCOME - Mike LaBonte (Chair, IBIS Open Forum) (Signal Integrity Software (SiSoft), USA)</pre>
9:10	<pre>IBIS Chair's Report</pre>
9:35	<pre>Introducing IBIS Version 6.1</pre>
9:55	<pre>Enabling Full Power-aware Bus Simulation with Non-IBIS Device 19 Model - A Kit Using IBIS [External Model] Skipper Liang (Cadence Design Systems, ROC)</pre>
10:40	BREAK (Refreshments and Vendor Tables)
11:00	A Practical DOE Application in Statistical SI Analysis Using 39 IBIS & How Can We Make IBIS Work Beyond Best Case/Worst Case? Feng Shi*, Anders Ekholm**, Zilwan Mahmod**, and David Zhang* (Ericson, *China, **Sweden)
11:30	IBIS Interconnect BIRD Update
12:00	FREE BUFFET LUNCH (Hosted by Sponsors) - Vendor Tables


AGENDA AND ORDER OF THE PRESENTATIONS (Continued)


13:30 PAM4 System Simulation U Fangy Rao (Keysight Te	chnologies, USA)
14:00 Some Results for General Bob Ross* and XueFeng (*Teraspeed Labs, USA,	
14:30 IBIS Simulation Case Stu C_fixture Lance Wang (IO Methodo	dy: Unexpected Glitch and Using 79
15:00 BREAK (Refreshments and	Vendor Tables)
15:20 Laplace Transform Time R Bob Ross (Teraspeed La	esponse Utility
15:50 DISCUSSION	
16:20 CONCLUDING ITEMS	
16:30 END OF IBIS SUMMIT MEETI	NG




IBIS Mil	estones
 I/O Buffer Information Specification 1993-1994 IBIS 1.0-2.1: Behavioral buffer model (fast simulation) Component pin map (easy EDA import) 1997-1999 IBIS 3.0-3.2: Package models Electrical Board Description (EBD) Dynamic buffers 2002-2006 IBIS 4.0-4.2: Receiver models AMS languages 2007-2012 IBIS 5.0-5.1: IBIS-AMI SerDes models Power aware 2013-2015 IBIS 6.0-6.1: PAM4 multi-level signaling Power delivery package models 	Other Work • 1995: ANSI/EIA-656 - IBIS 2.1 • 1999: ANSI/EIA-656-A - IBIS 3.2 • 2001: IEC 62014-1 - IBIS 3.2 • 2003: ICM 1.0 - Interconnect Model Specification • 2006: ANSI/EIA-656-B - IBIS 4.2 • 2009: Touchstone® 2.0* • 2011: IBIS-ISS 1.0 - Interconnect SPICE Subcircuit specification










Specification Development						
Status of IBIS Standards						
I/O Buffer Information Specification IBIS 4.2: <u>SAE/EIA-STD-656-B</u> IBIS 3.2: <u>IEC-62014-1</u>						
IBIS Interconnect Modeling Specificat	ion ICM 1.1: ANSI/GEIA-STD-0001)					
IBIS 6.2 might be next						
	REISSITION.					
SAE Login User Id: IBIS, I O Buffer Information	User ld: Password: BIS, I O Buffer Information Specification Committee Ital WD Documents AA Wenkers Only Standards Status Definitions Documents Ital					
Document Title Document Title ELASID2555B VO Buffer Information Specification (BIS) Version 4.2 Sep 01, 2006 Revised						
62015 <u>SAE International</u> All rights reserved. Intelectual Procestly Policy (Schedt Policy (Policy / Delcy Terms & Condi Technical Restlack) (Suiters Schedule Help	tons SAE Home					
13 November 2015 IBIS Chair's Report 6						








Organization IBIS Officers 2015-2016					
Many than	Treasurer and Postmaster elected 15 June 2015 ks to incumbent IBIS officers for their continued service ecial thank you to outgoing chair Michael Mirmak (Total of 11 terms!)				
Chair:	Chair: Mike LaBonte, Signal Integrity Software				
Vice-Chair:	Vice-Chair: Lance Wang, IO Methodology Inc.				
Secretary:	Randy Wolff, Micron Technology				
Treasurer: Bob Ross, Teraspeed Labs					
Librarian: Anders Ekholm, Ericsson					
Webmaster: Mike LaBonte, Signal Integrity Software					
Postmaster: Curtis Clark, ANSYS					
13 November 2015	IBIS Chair's Report	10			

















Open BIRDs				
125.1	Make IBIS-ISS Available for IBIS Package Modeling	Arpad Muranyi, Mentor Graphics	21-Oct-10	
128.2	Allow AMI_parameters_out to pass AMI_parameters_in data on calls to AMI_GetWave	Walter Katz, SiSoft	11-Mar-11	
145.3	Cascading IBIS I/O buffers with [External Circuit]s using the [Model Call] keyword	Taranjit Kukal, Ambrish Varma, Cadence Design Systems, Inc. Arpad Muranyi, Mentor Graphics.	19-Sep-11	
147	Back-channel support	Marcus Van Ierssel, Snowbush IP; Kumar Keshavan, Sigrity, Inc.; Ken Willis, Sigrity, Inc.; Walter Katz, SiSoft	18-Oct-11	
158.3	AMI Touchstonefile (R) Analog Buffer Models	Walter Katz, Signal Integriity Software, Inc.	20-Feb-13	
161.1	Supporting Incomplete and Buffer-only [Component] Descriptions	Michael Mirmak, Intel Corp.	8-May-13	
163	Instantiating and Connecting [External Circuit] Package Models with [Circuit Call]	Arpad Muranyi & John Angulo, Mentor Graphics; Ambrish Varma & Brad Brim, Cadence Design Systems, Inc.	9-Jan-14	
164	Allowing Package Models to be defined in [External Circuit]	Ambrish Varma & Brad Brim, Cadence Design Systems, Inc.; Arpad Muranyi, Mentor Graphics	9-Jan-14	
165	Parameter Passing Improvements for [External Circuit]s	Arpad Muranyi & John Angulo, Mentor Graphics; Ambrish Varma & Brad Brim, Cadence Design Systems, Inc	9-Jan-14	
166	Resolving problems with Redriver Init Flow	Walter Katz, Signal Integrity Software, Inc. Darshan Shah, F5Networks, Inc.	2-Apr-14	
179	New IBIS-AMI Reserved Parameter Special Param Names	Arpad Muranyi, Mentor Graphics	13-Oct-15	
Novemb	per 2015 IBIS C	Chair's Report		










AMI Improvements


- PAM4 Signaling
 - Expands IBIS's AMI support beyond 2 levels (NRZ) to 4 (PAM4)
 - Adds "Modulation", "PAM4_Mapping", offset and threshold Reserved Parameters
 - Re-defines bit-time and clock-times concepts


• Model Dependencies


- Allows the final values of some .ami parameters to depend on the values of others, or of IBIS [Model]s
- New flow resolves dependencies before simulation
- Adds "AMI_Resolve" and "AMI_Resolve_Close" functions
- Adds "Resolve_Exists" and "Model_Name" Reserved Parameters
- Adds "Dep" Usage Type

* Other names and brands may be claimed as the property of others





























































































Read Opera	tion (c	ont')		
 In a bus simul Controller's bu 			sily switch	the model of the
	Controller Memo	ry		
	Bus Group/Signal	Receive IO Model	Status	
	DATA0			
	dm0	Read	Not Connected	
	0pb	Read	Signal	
	dq1	Read	Signal	
	dq2	Read	Signal	
	dq3	Read	Not Connected	
	dq4	Read	Not Connected	
	dq5	Read	Not Connected	
	dq6	Read	Not Connected	
	dq7	Read	Not Connected	
	dqs0p	Read	Timing Ref	
	dqs0n	Read	Timing Ref	-
	DATA1			
27 © 2015 Cadence Design Systems, li	nc. All rights reserved.			c <mark>a</mark> d e n c e°



































































































– X: I/O pir	/ pin_name, signal_nam		alifier>	
Terminal_Type	pin_name	signal_name	bus_label	pad_name
Buffer_I/O	x		-	
Puref	x			
Pdref	x			
Pcref	x		N	
Gcref	х			
Extref	x			
Buffer_rail		Y	Y	
Pad_I/O	x			
Pad_rail		Y	Y	z
Pin_I/O	X			
Pin rail	Y	Y	Y	

























































































 Symbol Error Rate (SER) Measurement Measure bathtubs and SER contours individually for each of the three stacking eyes Horizontal eye center is placed at clock time + offset to capture CDR behavior and skew Vertical eye center is placed at threshold V_U/ V_C/ V_L to capture slicer level fluctuation 									
		Logic high traces	Logic low traces						
	Upper eye	$v_{3}(t)-V_{U}\left(t\right)$	$v_2(t) - V_U(t)$						
(Center eye	$v_2(t)-V_C(t)$	$v_1(t) - V_C(t)$						
	Lower eye	$v_1(t) - V_L(t)$	$v_0(t) - V_L(t)$						
$(v_0, v_1, v_2 \text{ and } v_3 \text{ are waveforms of expected}$ 0, 1, 2 and 3 symbols, respectively)									
KEYSIGHT TECHNOLOGIES	© Copyright 201	5, Keysight Technologies			Page 20				






























































































































































						w-Pa		
_						Inpu	t	
a7	a6	a5	a4	a3	a2	a1	a0	
0	0	0	0	0	0	0	135135	
b7	b6	b5	b4	b3	b2	b1	b0	
1	28	378	3150	17325	62370	135135	135135	
Select	T-Step s 0.025]						
• Teras	peed Labs		Copyrig	ht 2015 Terasp	eed Labs			•8









						90		a6	-5		opy for Pa a3
0	1	44	45	42	a1	av		1	-21	210	-1260
b6	b5	b4	b3	b2	b1	b0		b 6	b5	b4	b3
0	1							21	210	1260	4725
N T^n/n!	0 1	1 0.2617994	2 0.0342695	3 0.002990575	4 0.000195733	5 1.02485E-05	6 4.47177E-07	7	8	9 1.59204E-11	10 4.167968
V ^(N) (t)	0	1	¥ 2	3	4	5	6	. 7	8	9	10
0	0 0000	1.000E+00	0.000E+00	-1.000E+00	0.000E+00	1.000E+00	0.000E+00	-1.000E+00	0.000E+00	1.000E+00	0.000E+
0.2617994	0.2588	9.659E-01	-2.588E-01	-9.659E-01	2.588E-01	9.659E-01	-2.588E-01	-9.659E-01	2.588E-01	9.659E-01	-2.588E
											-5.000E
											-7.071E -8.660E
											-0.660E
1.5707963	1.0000			-7.342E-16	1.000E+00	7.342E-16	-1.000E+00	-7.342E-16	1.000E+00	7.342E-16	-1.000E
1.8325957	0.9659			2.588E-01	9.659E-01	-2.588E-01	-9.659E-01	2.588E-01	9.659E-01	-2.588E-01	-9.659E
	0 8660	E 000E 01	-8.660E-01	5.000E-01	8.660E-01	-5.000E-01	-8.660E-01	5.000E-01	8.660E-01	-5.000E-01	-8.660E
2.0943951 2.3561945	0.7071	-5.000E-01		7.071E-01	7.071E-01	-7.071E-01	-7.071E-01	7.071E-01	7.071E-01	-7.071E-01	-7.071E
	a6 0 5 0 7 -Step s 0.2617994 N T^n/n! V ^(N) (t) t 0.2617994 0.2617994 0.2635982 1.0471976 1.3089969	a6 a5 0 1 b6 b5 0 1 T-Step s	a6 a5 a4 0 1 1 b6 b5 b4 0 1 1 T-Step s	a6 a5 a4 a3 0 1 1 1 b6 b5 b4 b3 0 1 1 1 1 1 1 1 1 0 1 1 1 1 0.261794 0 1 2 0 1 0.261794 0.000000 0.000000 0 0.000000 1.0000000 0.0000000000 0.00000000000000000000000000000000000	$\begin{array}{c c c c c c c c c c c c c c c c c c c $	0 1 b6 b5 b4 b3 b2 b1 0 1 T-Steps 0.2617994 0 1 2 0.2617994 0 1 2 3 4 0 0 0 0 0 000E+00 0.002990575 0.000195733 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	$\begin{array}{c c c c c c c c c c c c c c c c c c c $	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	$\begin{array}{c c c c c c c c c c c c c c c c c c c $	$\begin{array}{c c c c c c c c c c c c c c c c c c c $

	X	Y	7	AA	AB	AC
103	-1.05412673E-14	1.0000000E+00	2 1 05412673E-14	-1 0000000F+00	-1 05412673E-14	1.0000000E+00
103	2.58819045E-01	9.65925826E-01	-2.58819045E-01	-9.65925826E-01	2.58819045E-01	9.65925826E-01
105	5.00000000E-01	8.66025404E-01	-5.00000000E-01	-8.66025404E-01	5.00000000E-01	8.66025404E-01
106	7.07106781E-01	7.07106781E-01	-7.07106781E-01	-7.07106781E-01	7.07106781E-01	7.07106781E-01
107	8.66025404E-01	5.0000000E-01	-8.66025404E-01	-5.0000000E-01	8.66025404E-01	5.0000000E-01
108	9.65925826E-01	2.58819045E-01	-9.65925826E-01	-2.58819045E-01	9.65925826E-01	2.58819045E-01
109	1.00000000E+00	1.10769747E-14	-1.00000000E+00	-1.10769747E-14	1.00000000E+00	1.10769747E-14
110	9.65925826E-01	-2.58819045E-01	-9.65925826E-01	2.58819045E-01	9.65925826E-01	-2.58819045E-01
111	8.66025404E-01	-5.00000000E-01	-8.66025404E-01	5.0000000E-01	8.66025404E-01	-5.0000000E-01
112	7.07106781E-01	-7.07106781E-01	-7.07106781E-01	7.07106781E-01	7.07106781E-01	-7.07106781E-01
113	5.0000000E-01	-8.66025404E-01	-5.00000000E-01	8.66025404E-01	5.0000000E-01	-8.66025404E-01
Ito - -	up to 101	ulation = ex data points 26 th derivat	•	se to 9 digit	S	

