

## **WELCOME FROM MIKE LABONTE, SIGNAL INTEGRITY SOFTWARE**

Ladies and Gentlemen,

As chair of the IBIS Open Forum it is my pleasure to welcome you to the 2015 Asian IBIS Summit in Shanghai, and to thank you for your presentations and participation. We are grateful to our sponsors Huawei Technologies, Cadence Design Systems, IO Methodology, Keysight Technologies, Synopsys, Teledyne LeCroy, and ZTE Corporation for making this event possible.

Since 1993 IBIS has provided the digital electronics industry with specifications to make signal, timing, and power integrity analyses much easier and faster. The challenges keep changing and the IBIS community keeps responding with new enhancements to the IBIS family of specifications, which the IC vendors, EDA tool companies, and system designers adopt readily.

Support for IBIS in Asia has been strong, and the IBIS Open Forum looks forward to continued innovation and contributions from technology companies in this part of the world. Thank you!



Mike LaBonte  
Signal Integrity Software (SiSoft)  
Chair, IBIS Open Forum

## WELCOME FROM MIKE LABONTE, SIGNAL INTEGRITY SOFTWARE

女士们，先生们，

作为 IBIS 开放论坛的主席我很高兴地欢迎大家来到 2015 年亚洲 IBIS 上海峰会，并感谢您的演讲和参与。我们特别要感谢我们的赞助商华为技术，Cadence Design Systems，IO Methodology Inc，Keysight Technologies，Synopsys，Teledyne LeCroy 和 ZTE 中兴通讯，是他们使本次活动成为可能。

从 1993 年至今，IBIS 为高速数字电路设计的信号，时序和功率完整性分析方面提供了更加容易和快捷电子模型行业规范。为适应不断变化的挑战，在 IC 供应商，EDA 工具公司和系统设计师的共同努力下，IBIS 正在继续不断加入新的功能和完善已有的 IBIS 系列规范。

在亚洲，IBIS 一直受到广泛的支持。从世界的这一部分，IBIS 开放论坛期待着有更多的技术创新和贡献。

谢谢！



Mike LaBonte (迈克 拉邦地)

SiSoft 公司

主席，IBIS 开放论坛

## **WELCOME FROM LI JINJUN, HUAWEI TECHNOLOGIES**

Ladies and Gentlemen,

On behalf of Huawei Technologies, welcome to the 11th annual Asian IBIS Summit (China). I would like to express my appreciation to IBIS Open Forum and all the sponsors for co-organizing this event.

Since 2005, IBIS Asian Summit in China has been the top-level international conference in high speed digital design society in China. I am looking forward to work with IBIS members in China, and to expand our participations in the region.

Huawei has actively involved in all IBIS society's events. We hope to resolve high speed link issues with IBIS Open Forum, EDA vendors and IC vendors. Your comments and suggestions will be deeply appreciated!

Welcome all of you to Shanghai! Hope you will enjoy all the technical discussions and sharing throughout the meeting, and have a nice journey !

Thank you!  
Jinjun Li  
Huawei Technologies

各位专家，各位来宾：

我代表华为公司，欢迎大家来参加第 11 届亚洲 IBIS 技术研讨会，衷心地感谢 IBIS 协会组织本次会议。

自从 2005 年以来，IBIS 技术研讨会已经成为了中国高速设计领域的一次盛会。我很高兴有机会与 IBIS 协会一起促进和扩大在该领域的分享。

华为积极参与各项 IBIS 活动，希望与 IBIS 协会、EDA 软件、芯片公司一道来共同解决许多高速链路设计上的挑战，欢迎大家会上讨论和建议。

欢迎 IBIS 专家来到上海，希望你们能够喜欢所有的技术讨论和会议分享，度过美好一天。

谢谢大家  
华为公司 厉进军





## AGENDA AND ORDER OF THE PRESENTATIONS

(The actual agenda might be modified)

---

### I B I S S U M M I T M E E T I N G A G E N D A

8:15	<b>SIGN IN</b> - Vendor Tables Open at 8:30	
8:45	<b>WELCOME</b> - Li, JinJun (Huawei Technologies, China) - LaBonte, Mike (Chair, IBIS Open Forum (Signal Integrity Software (SiSoft), USA)	
9:00	<b>IBIS Chair's Report</b> . . . . . (LaBonte, Mike (Signal Integrity Software (SiSoft), USA)	7
9:25	<b>Introducing IBIS Version 6.1</b> . . . . . Mirmak, Michael (Intel Corporation, USA)	16
9:45	<b>Enabling Full Power-aware Bus Simulation with Non-IBIS Device Model - A Kit Using IBIS [External Model]</b> Liang, Skipper (Cadence Design Systems, China)	21
10:35	<b>BREAK</b> (Refreshments and Vendor Tables)	
11:25	<b>A Practical DOE Application in Statistical SI Analysis Using IBIS &amp; How Can We Make IBIS Work Beyond Best Case/Worst Case?</b> Shi*, Feng; Ekholm**, Anders; Mahmud**, Zilwan and Zhang*, David (Ericson, *China, **Sweden)	41
11:20	<b>IBIS Interconnect BIRD Update</b> . . . . . Katz, Walter (Signal Integrity Software (SiSoft), USA)	48
12:00	<b>FREE BUFFET LUNCH</b> (Hosted by Sponsors) - Vendor Tables	

## AGENDA AND ORDER OF THE PRESENTATIONS (Continued)

13:30	<b>FEC Applications for 25Gb/s Serial Link Systems . . . . .</b>	<b>58</b>
	Guo, Tao; Zhu, ShunLin (ZTE Corporation, China)	
14:00	<b>PAM4 System Simulation Using AMI Models . . . . .</b>	<b>69</b>
	Rao, Fangyi (Keysight Technologies, USA)	
14:30	<b>Some Results for General K-table Extraction Proposal Using SPICE . .</b>	<b>81</b>
	Ross*, Bob; Chen**, XueFeng (*Teraspeed Labs, USA, **Synopsys, China)	
15:00	<b>BREAK</b> (Refreshments and Vendor Tables)	
15:20	<b>IBIS Simulation Case Study: Unexpected Glitch and Using . . . . .</b>	<b>92</b>
	<b>C_fixture</b> Wang, Lance (IO Methodology, USA)	
15:55	<b>Laplace Transform Time Response Utility . . . . .</b>	<b>102</b>
	Ross, Bob (Teraspeed Labs, USA)	
16:30	<b>DISCUSSION</b>	
17:20	<b>CONCLUDING ITEMS</b>	
17:30	<b>END OF IBIS SUMMIT MEETING</b>	

---

# IBIS Chair's Report



<http://ibis.org/>

Mike LaBonte  
SiSoft  
Chair, IBIS Open Forum

Asian IBIS Summit  
Shanghai, China  
November 9, 2015

9 November 2015

IBIS Chair's Report

1

## Specification Development

# IBIS Milestones

### I/O Buffer Information Specification

- 1993-1994 **IBIS 1.0-2.1:**
  - Behavioral buffer model (fast simulation)
  - Component pin map (easy EDA import)
- 1997-1999 **IBIS 3.0-3.2:**
  - Package models
  - Electrical Board Description (EBD)
  - Dynamic buffers
- 2002-2006 **IBIS 4.0-4.2:**
  - Receiver models
  - AMS languages
- 2007-2012 **IBIS 5.0-5.1:**
  - IBIS-AMI SerDes models
  - Power aware
- 2013-2015 **IBIS 6.0-6.1:**
  - PAM4 multi-level signaling
  - Power delivery package models

### Other Work

- 1995: **ANSI/EIA-656**
  - IBIS 2.1
- 1999: **ANSI/EIA-656-A**
  - IBIS 3.2
- 2001: **IEC 62014-1**
  - IBIS 3.2
- 2003: **ICM 1.0**
  - Interconnect Model Specification
- 2006: **ANSI/EIA-656-B**
  - IBIS 4.2
- 2009: **Touchstone® 2.0\***
- 2011: **IBIS-ISS 1.0**
  - Interconnect SPICE Subcircuit specification

\*Touchstone® is a registered trademark of Agilent Technologies, Inc.

9 November 2015


IBIS Chair's Report

2

Specification Development

## Progress: IBIS 6.1 Ratified

- Ratified 11 September 2015
- Support for PAM4
- IBIS-AMI Parameters Simplified
- Package Models for Power Integrity
- and more ...




9 November 2015

IBIS Chair's Report

3

Specification Development

## Lifespan of IBIS Versions



9 November 2015

IBIS Chair's Report

4

Specification Development

## In The Works

- IBIS 6.2 dedicated to reference node clarifications
  - Potential SAE standard
- Advance Technology Modeling Task Group
  - Optimization/Back-channel support
  - External circuit enhancements
- Interconnect Task Group
  - External Package/on-die models using IBIS-ISS
- IBIS Quality Task Group
  - IBISCHK enhancements and documentation

9 November 2015

IBIS Chair's Report


5

Specification Development

## Status of IBIS Standards

I/O Buffer Information Specification	IBIS 4.2: <a href="#">SAE/EIA-STD-656-B</a> IBIS 3.2: <a href="#">IEC-62014-1</a>
IBIS Interconnect Modeling Specification	ICM 1.1: <a href="#">ANSI/GEIA-STD-0001</a>

IBIS 6.2 might be next ...




9 November 2015

IBIS Chair's Report

6

Specification Development

## Days To Resolve BIRDs



9 November 2015


IBIS Chair's Report

7

Specification Development

## Pending BIRDs

BIRD125.1 pending for 5 years, a new "record"



9 November 2015

IBIS Chair's Report


8

Organization

## 24 IBIS Members



Number of Members



9 November 2015

IBIS Chair's Report

9

Organization

## IBIS Officers 2015-2016

- New Chair, Treasurer and Postmaster elected 15 June 2015
- Many thanks to incumbent IBIS officers for their continued service

A special thank you to outgoing chair Michael Mirmak  
(Total of 11 terms!)

Chair: *Mike LaBonte, Signal Integrity Software*  
Vice-Chair: *Lance Wang, IO Methodology Inc.*  
Secretary: *Randy Wolff, Micron Technology*  
Treasurer: *Bob Ross, Teraspeed Labs*  
Librarian: *Anders Ekholm, Ericsson*  
Webmaster: *Mike LaBonte, Signal Integrity Software*  
Postmaster: *Curtis Clark, ANSYS*

9 November 2015

IBIS Chair's Report

10

Organization

## Organizational Activities

- So far in 2015:
  - 15 Open Forum teleconferences
  - 3 Summit meetings (including this one)
    - 2015 first year for EPEPS IBIS summit
  - 38 ATM Task Group teleconferences
  - 10 Editorial Task Group teleconferences
  - 10 Interconnect Task Group teleconferences
  - 35 Quality Task Group teleconferences



9 November 2015

IBIS Chair's Report

11

Organization

## Upcoming Summits

- Asian IBIS Summit, Taipei, Taiwan
  - November 13, 2015
- Asian IBIS Summit, Tokyo, Japan
  - November 16, 2015
- DesignCon IBIS Summit, Santa Clara, CA
  - January 22, 2016
- SPI IBIS Summit, Torino, Italy
  - May 11, 2016



9 November 2015

IBIS Chair's Report


12



Infrastructure

## We Have Moved!

- Our gratitude to Accellera for eda.org web and email service from 1993 to 2015
- Email lists have moved to freelists.org
- Website has moved to <http://ibis.org>



9 November 2015

IBIS Chair's Report

13

Infrastructure

## Same Website For Now

- Manually edited HTML
- Perl scripts



9 November 2015



IBIS Chair's Report

14

Infrastructure

## New Website In The Works

- WordPress
- Bug trackers
- Live Calendar
- Responsive Design



9 November 2015

IBIS Chair's Report

15

## [Thank You]



IBIS Open Forum:  
Web: <http://ibis.org>  
Email: [ibis-info@freelists.org](mailto:ibis-info@freelists.org)

We welcome participation  
by all IBIS model makers,  
EDA tool vendors, IBIS model  
users, and interested parties.

9 November 2015

IBIS Chair's Report

16

## Open BIRDs

125.1	<a href="#">Make IBIS-ISS Available for IBIS Package Modeling</a>	Arpad Muranyi, Mentor Graphics	21-Oct-10
128.2	<a href="#">Allow AMI_parameters_out to pass AMI_GetWave</a>	Walter Katz, SiSoft	11-Mar-11
145.3	<a href="#">Cascading IBIS I/O buffers with [External Circuit]s using the [Model Call] keyword</a>	Taranjit Kukal, Ambrish Varma, Cadence Design Systems, Inc. Arpad Muranyi, Mentor Graphics.	19-Sep-11
147	<a href="#">Back-channel support</a>	Marcus Van Ierssel, Snowbush IP; Kumar Keshavan, Sigrity, Inc.; Ken Willis, Sigrity, Inc.; Walter Katz, SiSoft	18-Oct-11
158.3	<a href="#">AMI Touchstonefile (R) Analog Buffer Models</a>	Walter Katz, Signal Integrity Software, Inc.	20-Feb-13
161.1	<a href="#">Supporting Incomplete and Buffer-only [Component] Descriptions</a>	Michael Mirmak, Intel Corp.	8-May-13
163	<a href="#">Instantiating and Connecting [External Circuit] Package Models with [Circuit Call]</a>	Arpad Muranyi & John Angulo, Mentor Graphics; Ambrish Varma & Brad Brim, Cadence Design Systems, Inc.	9-Jan-14
164	<a href="#">Allowing Package Models to be defined in [External Circuit]</a>	Ambrish Varma & Brad Brim, Cadence Design Systems, Inc.; Arpad Muranyi, Mentor Graphics	9-Jan-14
165	<a href="#">Parameter Passing Improvements for [External Circuit]s</a>	Arpad Muranyi & John Angulo, Mentor Graphics; Ambrish Varma & Brad Brim, Cadence Design Systems, Inc.	9-Jan-14
166	<a href="#">Resolving problems with Redriver Init Flow</a>	Walter Katz, Signal Integrity Software, Inc. Darshan Shah, FSNetworks, Inc.	2-Apr-14
179	<a href="#">New IBIS-AMI Reserved Parameter Special Param Names</a>	Arpad Muranyi, Mentor Graphics	13-Oct-15

9 November 2015

IBIS Chair's Report

17



## Introducing IBIS Version 6.1

Michael Mirmak  
Intel Corporation

<http://www.ibis.org/>

ASIAN IBIS Summit  
Shanghai, China  
November 9, 2015

1

## Agenda

IBIS 6.1 Overview and Development

Key Features

- AMI Improvements

- Traditional IBIS Improvements

Methods for Providing Feedback

References

\* Other names and brands may be claimed as the property of others

2

## Specifications and Activities

- IBIS Version 6.1 approved Sept. 11, 2015
  - Nearly two years to the day after Ver. 6.0 approval
  - Freely available at <http://www.ibis.org/ver6.1/>
- Waiting for IBIS 6.2 for possible SAE standardization
- A free syntax checker/parser under development
  - Release tentatively expected in November
  - Source code license is available for purchase
  - Current ibischk6 licensees will receive a free update

\* Other names and brands may be claimed as the property of others

3

## Key Features of IBIS 6.1

- AMI improvements
  - Extending IBIS-AMI for PAM4 Analysis
  - Model dependencies are supported through a new API
  - Buffer directionality for AMI models
- “Traditional” IBIS improvements
  - V-t table delay and overclocking
  - Package RLC Matrix Diagonals
  - Power Pin Package Modeling
  - New keyword [Initial Delay] for Submodels and Driver Schedules
- Plus corrections, clarifications, and a recommendation

\* Other names and brands may be claimed as the property of others

4

## AMI Improvements

- PAM4 Signaling
  - Expands IBIS's AMI support beyond 2 levels (NRZ) to 4 (PAM4)
  - Adds "Modulation", "PAM4\_Mapping", offset and threshold Reserved Parameters
  - Re-defines bit-time and clock-times concepts
- Model Dependencies
  - Allows the final values of some .ami parameters to depend on the values of others, or of IBIS [Model]s
  - New flow resolves dependencies before simulation
  - Adds "AMI\_Resolve" and "AMI\_Resolve\_Close" functions
  - Adds "Resolve\_Exists" and "Model\_Name" Reserved Parameters
  - Adds "Dep" Usage Type

\* Other names and brands may be claimed as the property of others

5

## AMI Improvements (2)

- Buffer Directionality
  - Paving the way for DDR4 and beyond under AMI
  - Associates all Reserved Parameters and Model\_Types with directions (Tx, Rx)
    - Most Serdes buffers are Tx-only or Rx-only
    - DDR4 DQ buffers are I/O (bi-directional)
  - Enables explicit information to be used by EDA tools about the direction for a given I/O buffer in a particular simulation
  - Adds "Direction" descriptor to all Reserved Parameters
  - Adds "Executable\_Tx" and "Executable\_Rx" subparameters to the [Algorithmic Model] keyword

\* Other names and brands may be claimed as the property of others

6

## Traditional IBIS Improvements

- Overclocking and delay
  - [Initial Delay] defines the explicit amount of time, before transitions, embedded in the V-t and any I-t tables
  - Supported for both single-Model and [Driver Schedule] structures
- Package and Power Pin Modeling
  - Diagonal package matrix values are enforced positive-only, and more mathematical assumptions are documented
  - More rigorous rules are defined for EDA tool interpretation of partial Package Models which do not cover the entire [Pin] list
  - Added support for [Merged Pins] where a single pin covers the parasitics of multiple physical pins

\* Other names and brands may be claimed as the property of others

7

## Feedback is Welcome

- Anyone may submit IBIS specification change proposals (BIRDS – Buffer Issue Resolution Documents)
  - This is the primary mechanism for making IBIS changes
  - <http://ibis.org/birds/>
- Bugs and enhancement requests may also be proposed
  - The BUG report covers both
  - <http://ibis.org/bugs/ibischk>
- The IBIS Open Forum and Task Group teleconferences welcome public participation

Your feedback is vital for keeping IBIS relevant  
and useful to the industry!

\* Other names and brands may be claimed as the property of others

8

## References

- IBIS Web site: [www.ibis.org](http://www.ibis.org)
  - Links to Task Groups available there
- Specifications
  - IBIS 6.1: [www.ibis.org/ver6.1/](http://www.ibis.org/ver6.1/)
  - IBISCHK6 parser (6.1 in progress): [www.ibis.org/ibischk6/](http://www.ibis.org/ibischk6/)
  - Touchstone: [www.ibis.org/touchstone\\_ver2.0/](http://www.ibis.org/touchstone_ver2.0/)
- Summit Presentations
  - [www.ibis.org/summits/](http://www.ibis.org/summits/)
- IBIS 4.0 Cookbook
  - [www.ibis.org/cookbook/](http://www.ibis.org/cookbook/)
- Training
  - [www.ibis.org/training/](http://www.ibis.org/training/)

\* Other names and brands may be claimed as the property of others

9



\* Other names and brands may be claimed as the property of others

10





## Enabling Full Power-aware Bus Simulation with Non-IBIS Device Model - A Kit using IBIS [External Model]

**Skipper Liang**

Cadence Design Systems  
Asian IBIS Summit, Shanghai, China  
November 9, 2015

**cadence**<sup>®</sup>

### Agenda

Introduction

Approach 1: Using IBIS [External Model]

Approach 2: Using an IBIS model to drive the SPICE netlist

Solution: A dummy IBIS model using [External Model] and additional circuit

Summary


# Introduction

3 © 2015 Cadence Design Systems, Inc. All rights reserved.

**cādence**®

# Bus simulation


- It refers to an automatic process
  - which includes simulation, measurement and report generation against a Bus, especially the memory interface in an EDA tool



**cādence**<sup>®</sup>

## IBIS model

- Intrinsic format - the description of [Pin], [Diff Pin] and [Model Selector]
- IBIS makes Bus simulation possible in an EDA tool
  - easy to assign data groups with individual timing reference
  - Easy to change models and settings in batch mode



5 © 2015 Cadence Design Systems, Inc. All rights reserved

**cādence**®

## SPICE netlist

- Maximum freedom in the circuit format but hard for Bus simulation to be implemented
- Has detailed characteristics of circuits which can't be fully described by IBIS model
  - Some IC designers prefer using SPICE netlist model than IBIS model

[illegible]

6 © 2015 Cadence Design Systems, Inc. All rights reserved

cādence®

## IBIS External Model

- Allow a spice netlist to be called by an IBIS model, which means:

- With IBIS format, easy for Bus-Sim to be implemented
- Include detailed characteristics of circuit

```
[External Model]
Language SPICE
|
| Corner corner_name file_name circuit_name (.subckt name)
| Corner Typ buffer_typ.spi buffer_io_typ
| Corner Min buffer_min.spi buffer_io_min
| Corner Max buffer_max.spi buffer_io_max
|
| Parameters - Not supported in SPICE
|
| Ports List of port names (in same order as in SPICE)
| Ports A_signal my_drive my_enable my_receive my_ref
| Ports A_puref A_pdref A_gcref A_gref A_extref
|
| D_to_A d_port port1 port2 vlow vhigh trise tfall corner_name
| D_to_A D_drive my_drive my_ref 0.0 3.3 0.5n 0.3n Typ
| D_to_A D_enable my_enable A_gcref 0.0 3.3 0.5n 0.3n Typ
|
| A_to_D d_port port1 port2 vlow vhigh corner_name
| A_to_D D_receive my_receive my_ref 0.8 2.0 Typ
|
| Note: A_signal might also be used instead of a user-defined interface port
| for measurements taken at the die pads
|
[End External Model]
```

7 © 2015 Cadence Design Systems, Inc. All rights reserved.

cadence®

## SPICE netlist of transistor based device model

- An example of SPICE netlist for a transistor based device model
- For power supply, there are:
  - VDD\_Core/Vss\_Core
  - VDDIO/VSSIO
  - VREF

Question: if we can use IBIS [External Model] to call this netlist to execute a fully power-aware Bus-Simulation?

```
*****termination load and voltage*****
167 *VDD VDD GROUND 0.5 vdd15
168 *VDDIO VDDIO GROUND 0.5 vdd15
169 *VSSIO VSSIO GROUND 0.5 vss15
170 *VSS VSS GROUND 0.5 vss15
171
172 *****termination control*****
173
174 *VDDTEN ODEN GROUND 0 high-active for termination impedance control, or termination-none
175 *VDDIO ODEN GROUND 0 high-active for termination impedance control, or termination-none
176 *VSSIO ODEN GROUND 0 high-active for termination impedance control, or termination-none
177 *VSS ODEN GROUND 0 high-active for termination impedance control, or termination-none
178
179 *****termination impedance table*****
180
181 *ODT2 ODT1 ODT0
182
183 *tmode=TB0 (DDR2 mode)
184 *t3000=none
185 *t3000=120ohm
186 *t3000=120ohm
187
188 *tmode=TB1 (DDR3 mode)
189 *t3000=none
190 *t3000=120ohm
191 *t3000=120ohm
192 *t3000=120ohm
193 *t3000=120ohm
194
195 *****
196
197
198 *****unscrubbed*****
199
200 *Junc: 0.1 pF @ 100 MHz
201
202 *en: 0
203
204 *Junc: 0.1 pF @ 100 MHz
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442
443
444
445
446
447
448
449
450
451
452
453
454
455
456
457
458
459
460
461
462
463
464
465
466
467
468
469
470
471
472
473
474
475
476
477
478
479
480
481
482
483
484
485
486
487
488
489
490
491
492
493
494
495
496
497
498
499
500
501
502
503
504
505
506
507
508
509
510
511
512
513
514
515
516
517
518
519
520
521
522
523
524
525
526
527
528
529
530
531
532
533
534
535
536
537
538
539
540
541
542
543
544
545
546
547
548
549
550
551
552
553
554
555
556
557
558
559
560
561
562
563
564
565
566
567
568
569
570
571
572
573
574
575
576
577
578
579
580
581
582
583
584
585
586
587
588
589
590
591
592
593
594
595
596
597
598
599
600
601
602
603
604
605
606
607
608
609
610
611
612
613
614
615
616
617
618
619
620
621
622
623
624
625
626
627
628
629
630
631
632
633
634
635
636
637
638
639
640
641
642
643
644
645
646
647
648
649
650
651
652
653
654
655
656
657
658
659
660
661
662
663
664
665
666
667
668
669
670
671
672
673
674
675
676
677
678
679
680
681
682
683
684
685
686
687
688
689
690
691
692
693
694
695
696
697
698
699
700
701
702
703
704
705
706
707
708
709
710
711
712
713
714
715
716
717
718
719
720
721
722
723
724
725
726
727
728
729
730
731
732
733
734
735
736
737
738
739
740
741
742
743
744
745
746
747
748
749
750
751
752
753
754
755
756
757
758
759
760
761
762
763
764
765
766
767
768
769
770
771
772
773
774
775
776
777
778
779
780
781
782
783
784
785
786
787
788
789
790
791
792
793
794
795
796
797
798
799
800
801
802
803
804
805
806
807
808
809
810
811
812
813
814
815
816
817
818
819
820
821
822
823
824
825
826
827
828
829
830
831
832
833
834
835
836
837
838
839
840
841
842
843
844
845
846
847
848
849
850
851
852
853
854
855
856
857
858
859
860
861
862
863
864
865
866
867
868
869
870
871
872
873
874
875
876
877
878
879
880
881
882
883
884
885
886
887
888
889
890
891
892
893
894
895
896
897
898
899
900
901
902
903
904
905
906
907
908
909
910
911
912
913
914
915
916
917
918
919
920
921
922
923
924
925
926
927
928
929
930
931
932
933
934
935
936
937
938
939
940
941
942
943
944
945
946
947
948
949
950
951
952
953
954
955
956
957
958
959
960
961
962
963
964
965
966
967
968
969
970
971
972
973
974
975
976
977
978
979
980
981
982
983
984
985
986
987
988
989
990
991
992
993
994
995
996
997
998
999
1000
```

cadence®

8 © 2015 Cadence Design Systems, Inc. All rights reserved.

## Approach 1: using IBIS [External Model]

9 © 2015 Cadence Design Systems, Inc. All rights reserved.

cadence®

## Multi-power nets in [External Model] Section?




Diagram illustrating the connection of an IBIS model to a multi-power net. The model block has pins for D\_drive, D\_enable, D\_receive, A\_puref, A\_pdref, A\_pcref, A\_gcref, A\_signal, and A\_extref. The circuit schematic shows a multi-power net with a voltage divider and capacitors, with nodes labeled 1 through 5. Red boxes highlight the power pins and the circuit nodes.

- Same as a normal IBIS model, an IBIS model with [External Model] can connect to only one PWR / GND pair, usually the VDDIO and VSSIO.
- What will we do for the following:
  - VDD\_Core/Vss\_Core  
→ A\_puref, A\_pdref, A\_pcref, A\_gcref
  - VDDIO/VSSIO  
→ ?
  - VREF  
→ ?

```

[External Model]
Language SPICE
Corner corner_name file_name circuit_name (.subckt name)
Corner Typ buffer_tpy.spl buffer_io_tpy
Corner Min buffer_min.spl buffer_io_min
Corner Max buffer_max.spl buffer_io_max
Parameters - Not supported in SPICE
Ports List of port names (in same order as in SPICE)
Ports A_signal my_drive my_enable my_receive my_ref
Ports A_puref A_pdref A_pcref A_gcref A_extref
| D_to_A d_port port1 port2 vlow vhigh trise tfall corner_name
D_to_A D_drive my_drive my_ref 0.0 3.3 0.5n 0.3n Typ
D_to_A D_enable my_enable A_gcref 0.0 3.3 0.5n 0.3n Typ
| A_to_D d_port port1 port2 vlow vhigh corner_name
A_to_D D_receive my_receive my_ref 0.8 2.0 Typ
| Note: A_signal might also be used instead of a user-defined interface port
| for measurements taken at the die pads
[End External Model]

```

10 © 2015 Cadence Design Systems, Inc. All rights reserved.

cadence®

## Multi-power nets in [External Model] Section? (Cont')

(spice\_io.ckt)

```

1 .subckt se_drv15_offset VDD0 DVSS PAD1 OE nd_out_of_in
2
3 .param vdd15="1.5"
4 .param vdd12="1.2"
5 VREF VREF GROUND "0.5*vdd15" "reference voltage for the SSTL receiver @padding"
6
7 .protect
8 .inc .lib/design_io_padding
9 .unprotect
10
11 *VDD0 DDD0 GROUND vdd15 "power supply voltage"
12 *DVSS DVSS GROUND vdd12
13 VDDA12 VDD GROUND vdd12 "core power supply voltage"
14 VSSA12 VSS GROUND 0
15
16 VMODE MODE GROUND vdd12 "mode select signal"
17 'Tb0 selects DQR2 mode
18 'Tb1 selects DQR3 mode
19 VPOC POC GROUND 0 "power on control @padding"
20
21 connect OE RXEN
22
23
24 VPD PD GROUND vdd12 "active-high for receiver power down signal"
25
26 VDSSEL DSEL GROUND vdd12 "DQR2 drive select signal"
27 'Tb0 60% drive (classB)
28 'Tb1 full drive (classB)
29
30 *****termination control*****
31
32 VODTEN ODTEN GROUND 0 "high-active for termination impedance control enable, or termination=none"
33 VODT0 OD0 GROUND vdd12 "ODT[20] termination impedance hits control, exc3B000=none (detail table as below)"
34 VODT1 OD1 GROUND 0
35 VODT2 OD2 GROUND 0

```

```

*****
Model se_drv15_offset
*****
[Model] se_drv15_offset
Model type I/O
Polarity Non-Inverting
Enable Active-High
[Voltage Range] 1.500V 1.425V 1.575V
[Range]
[Variable] typ min max
d0/dt_r 0.720/0.006n 0.720/0.006n 0.720/0.006n
d0/dt_f 0.720/0.006n 0.720/0.006n 0.720/0.006n
R_load = 50.000
[External Model]
Language SPICE
[Corner] corner_name file_name circuit_name (.subckt name)
Corner Typ spice_io.ckt se_drv15_offset
Corner Min spice_io_min.ckt se_drv15_offset_min
Corner Max spice_io_max.ckt se_drv15_offset_max
[Port list of part names (in same order as in SPICE)]
Ports a_puref a_pdrf a_signal my_drive my_enable my_receive
[0 to a_d_part part1 part2 allow which trise trfall corner_name]
0 to a_d_drive my_drive a_pdrf 0.0 1.2 10p 10p Typ
0 to a_d_drive my_drive a_pdrf 0.0 1.2 10p 10p Min
0 to a_d_drive my_drive a_pdrf 0.0 1.2 10p 10p Max
0 to a_d_enable my_enable a_pdrf 0.0 1.2 10p 10p Typ
0 to a_d_enable my_enable a_pdrf 0.0 1.2 10p 10p Min
0 to a_d_enable my_enable a_pdrf 0.0 1.2 10p 10p Max
[0 to a_d_part part1 part2 allow which corner_name]
0 to a_d_receive my_receive a_pdrf 0.0 1.0 10p
0 to a_d_receive my_receive a_pdrf 0.0 1.0 Min
0 to a_d_receive my_receive a_pdrf 0.0 1.0 Max
[End External Model]

```

- Except the VDDIO and VSSIO, which will be connected to real power delivery network routing, the other PWR and GND will be connected to a “**IDEAL**” voltage source.

➔ **Not Fully Power-Aware**

11 © 2015 Cadence Design Systems, Inc. All rights reserved.

cadence®


## Approach 2: Using an IBIS model to drive the SPICE netlist

12 © 2015 Cadence Design Systems, Inc. All rights reserved.

cadence®




## IBIS-drive SPICE netlist



13 © 2015 Cadence Design Systems, Inc. All rights reserved.

cadence®

## IBIS-drive SPICE netlist (Cont')



14 © 2015 Cadence Design Systems, Inc. All rights reserved.


cadence®

## Solution: A dummy IBIS model using [External Model] and additional circuits

15 © 2015 Cadence Design Systems, Inc. All rights reserved.

cadence®

## A simple kit




16 © 2015 Cadence Design Systems, Inc. All rights reserved.

cadence®




## Write Operation



17 © 2015 Cadence Design Systems, Inc. All rights reserved.

cadence®

## Write Operation (cont')
















18 © 2015 Cadence Design Systems, Inc. All rights reserved.

cadence®

## Write Operation (cont')


- In a bus simulation, user can easily switch the model of the Controller's buffer to "Write"

Controller		Memory			
Bus Group/Signal		Stimulus Pattern	Stimulus Offset (ns)	Transmit IO Model	Status
	DATA0	1000110101110...	Default		
	dm0			Write	Not Connected
	dq0	1000110101110...	0.5T	Write	Signal
	dq1	1000110101110...	0.5T	Write	Signal
	dq2	1000110101110...	0.5T	Write	Signal
	dq3			Write	Not Connected
	dq4			Write	Not Connected
	dq5			Write	Not Connected
	dq6			Write	Not Connected
	dq7			Write	Not Connected
	dq0p	10..	0.75T	Write	Timing Ref
	dq0n	01..	0.75T	Write	Timing Ref
	DATA1				

19 © 2015 Cadence Design Systems, Inc. All rights reserved.

cadence®

## Write Operation (cont')




20 © 2015 Cadence Design Systems, Inc. All rights reserved.

cadence®

## Write Operation (cont')

For a new project, the kit is re-usable with little modification




21 © 2015 Cadence Design Systems, Inc. All rights reserved.

cadence®

## Write Operation (cont')

For a new project, the kit is re-usable with little modification

Can almost be re-used through.ibs



```

21      22      100.000uV  0.0s
*****Component Bus Definitions *****
[Model Selector] Dummy_IO
Write single end driver
Read single end Receiver
*****
***** Model Write *****
[Model] Write
Model_type I/O
Polarity Non-Inverting
Enable Active-High
[Voltage Range] 1.500V 1.425V 1.575V
[Ramp]
| variable typ min max
dV/dt_r 0.120/0.001n 0.120/0.001n 0.120/0.001n
dV/dt_f 0.120/0.001n 0.120/0.001n 0.120/0.001n
R_load = 50.000
[External Model]
Language SPICE
| Corner corner_name file_name circuit_name (.subckt name)
Corner Typ write.ckt write
Corner Min write.ckt write
Corner Max write.ckt write
| Ports List of port names (in same order as in SPICE)
Ports A_puref A_pdrf A_signal my_drive my_enable my_receive
| 0 to A_d_port port1 port2 vlow vhigh trise trfall corner_name
0 to A_d_drive my_drive A_pdrf 0.0 1.2 10p 10p Typ
0 to A_d_drive my_drive A_pdrf 0.0 1.2 10p 10p Max
0 to A_d_drive my_drive A_pdrf 0.0 1.2 10p 10p Min
0 to A_d_enable my_enable A_pdrf 0.0 1.2 10p 10p Typ
0 to A_d_enable my_enable A_pdrf 0.0 1.2 10p 10p Max
0 to A_d_enable my_enable A_pdrf 0.0 1.2 10p 10p Min
0 to A_d_port port1 port2 vlow vhigh corner_name
A to 0_receive my_receive A_pdrf 0.0 1.0 Typ
A to 0_receive my_receive A_pdrf 0.0 1.0 Min
A to 0_receive my_receive A_pdrf 0.0 1.0 Max
[End External Model]
*****
***** Model Read *****

```


Modify to the correct voltage level of your IO's Input node

Modify to the correct voltage level of your IO's Enable node

22 © 2015 Cadence Design Systems, Inc. All rights reserved.

cadence®


## Read Operation



23 © 2015 Cadence Design Systems, Inc. All rights reserved.

**cādence**®

## Read Operation (cont')



```
A_to_D_0_receive my_receive_a_pdrf 0.0 1.0 Typ
A_to_D_0_receive my_receive_a_pdrf 0.0 1.0 HIn
A_to_D_0_receive my_receive_a_pdrf 0.0 1.0 Max

[End External Model]

*****Model Read*****
*****

[Model] Read
Model_Type I/O
Polarity Non-Inverting
Enable Active-High
[Voltage Range] 1.500U 1.A25U 1.575U
[Ramp]
variable type min max
d0/dt_r 0.120/0.001n 0.120/0.001n 0.120/0.001n
d0/dt_f 0.120/0.001n 0.120/0.001n 0.120/0.001n
R_load = 50.000

[External Model]
Language SPICE

Corner corner_name file_name circuit_name (.subckt name)
Corner Type read.ckt read
Corner HIn read.ckt read
Corner Max read.ckt read

Ports List of port names (in same order as .MODEL)
Ports a_pdrf a_pdrf a_signal my_drive my_enable receive

A_to_D_0_port port1 port2 vlow vhigh trise tfall corner_name
D_to_A_0_disable my_drive
D_to_A_0_drive my_drive
D_to_A_0_drive my_drive .subckt read DVDD DVSS PAD IOE ind_out_of_in
D_to_A_0_enable my_ena RPAD DVSS te+15
D_to_A_0_disable my_ena
D_to_A_0_enable my_ena
D_to_A_0_disable my_ena
A_to_D_0_port port1 .ends
A_to_D_0_receive my_rele
A_to_D_0_receive my_receive_a_pdrf 0 1.0 1.0 Typ
A_to_D_0_receive my_receive_a_pdrf 0 1.0 1.0 HIn
A_to_D_0_receive my_receive_a_pdrf 0 1.0 1.0 Max read.ckt

[End External Model]


[End]

*****Modified by Cadence Design Systems*****
\ibiscvt5 u5.0.3
```

**cādence®**

## Read Operation (cont')

If you want to observe the waveform before IO:



25 © 2015 Cadence Design Systems, Inc. All rights reserved.

cadence®

## Read Operation (cont')

- You will need to modify the netlist of the IO circuit block by adding some "Voltage Controlled Voltage sources" which is controlled by the voltage on IO circuit block's PAD.

- Connect the dummy controller's output pad to these "Voltage Controlled Voltage sources"

```
*VCC12B DVDD dnm17554 DC 0.000000
*VCC12B dnm17554 0 DC 1.500000
*VGG12B DVSS 0 DC 0.000000

*VEN12B CE 0 DC 1.200000
*VINT2B1 0 PWL 0.0 0.000000
* 0.250000e-010 0.000000 0.350000e-010 1.200000
* 1.250000e-009 1.200000 1.350000e-009 0.000000
* 1.875000e-009 0.000000 1.950000e-009 1.200000
* 2.250000e-009 1.200000 2.510000e-009 0.000000
* 3.125000e-009 0.000000 3.135000e-009 1.200000
* 3.750000e-009 1.200000 3.760000e-009 0.000000
* 4.250000e-009 0.000000 4.350000e-009 1.200000
* 5.625000e-009 1.200000 5.635000e-009 0.000000
* 6.250000e-009 0.000000 6.260000e-009 1.200000
* 8.125000e-009 1.200000 8.135000e-009 0.000000

.TEMP 25.000000
*OPTIONS INGOLD=2000000
*OPTIONS NUMDGT=8

*OPTIONS DELMAX=1.000000e-011


*TRAM 5.000000e-012 5.375000e-009
*PRINT TRAN V(PAD1) VCC12B
*PRINT TRAN V(VDD)
*PRINT TRAN V(VSS)

*END

E1 probe_PAD1 DVSS VOLT = "V(PAD1)DVSS"
E2 probe_PAD2 DVSS VOLT = "V(PAD2)DVSS"
E3 probe_PAD3 DVSS VOLT = "V(PAD3)DVSS"
E4 probe_PAD4 DVSS VOLT = "V(PAD4)DVSS"
E5 probe_PAD5 DVSS VOLT = "V(PAD5)DVSS"
E6 probe_PAD6 DVSS VOLT = "V(PAD6)DVSS"
E7 probe_PAD7 DVSS VOLT = "V(PAD7)DVSS"
E8 probe_PAD8 DVSS VOLT = "V(PAD8)DVSS"
E9 probe_PAD9 DVSS VOLT = "V(PAD9)DVSS"
E10 probe_PAD10 DVSS VOLT = "V(PAD10)DVSS"
E11 probe_PAD11 DVSS VOLT = "V(PAD11)DVSS"
E12 probe_PAD12 DVSS VOLT = "V(PAD12)DVSS"
E13 probe_PAD13 DVSS VOLT = "V(PAD13)DVSS"
E14 probe_PAD14 DVSS VOLT = "V(PAD14)DVSS"
E15 probe_PAD15 DVSS VOLT = "V(PAD15)DVSS"
E16 probe_PAD16 DVSS VOLT = "V(PAD16)DVSS"
E17 probe_PAD17 DVSS VOLT = "V(PAD17)DVSS"
E18 probe_PAD18 DVSS VOLT = "V(PAD18)DVSS"
E19 probe_PAD19 DVSS VOLT = "V(PAD19)DVSS"
E20 probe_PAD20 DVSS VOLT = "V(PAD20)DVSS"
E21 probe_PAD21 DVSS VOLT = "V(PAD21)DVSS"
E22 probe_PAD22 DVSS VOLT = "V(PAD22)DVSS"

.ends
```

spice\_io\_read.ckt



26 © 2015 Cadence Design Systems, Inc. All rights reserved.

cadence®

## Read Operation (cont')


- In a bus simulation, user can easily switch the model of the Controller's buffer to "Read"

Controller		Memory
Bus Group/Signal	Receive IO Model	Status
DATA0		
dm0	Read	Not Connected
dq0	Read	Signal
dq1	Read	Signal
dq2	Read	Signal
dq3	Read	Not Connected
dq4	Read	Not Connected
dq5	Read	Not Connected
dq6	Read	Not Connected
dq7	Read	Not Connected
dqs0p	Read	Timing Ref
dqs0n	Read	Timing Ref
DATA1		

27 © 2015 Cadence Design Systems, Inc. All rights reserved.

**cādence®**


## Read Operation (cont')



**cādence®**

## Read Operation (cont')

For a new project, the kit is re-usable with little modification




29 © 2015 Cadence Design Systems, Inc. All rights reserved.

**cādence®**

# Differential Buffer


No matter true or pseudo, you can use the same kit without any modification because:

(take **write operation** as an example)




## Differential Buffer (cont')

For Truly Differential Buffer type1:



## Differential Buffer (cont')


For Truly Differential Buffer type2:






## Differential Buffer (cont')

For Pseudo Differential Buffer:




## Differential Buffer (cont')

For Pseudo Differential Buffer:



## Differential Buffer (cont')


An example with method2: 3 DQ and 1 pair of DQS



35 © 2015 Cadence Design Systems, Inc. All rights reserved.

cadence®

## Solution flow chart



36 © 2015 Cadence Design Systems, Inc. All rights



## Summary

37 © 2015 Cadence Design Systems, Inc. All rights reserved.

cadence®

## Notes

- For analysis of SSN
  - With the full flexibilities as using SPICE, this method allows user to do **a power-aware SSN analysis between multiple signals and multiple PDNs**, such as VDD\_Core/VSS\_Core, VDDIO/VSSIO, VTT and VREF together at the same time.
- Model modification and change of topology
  - This method requires the change of topology - inserting a Spice block but the wrapping .sp file according to the description in [External Model] is not necessary since it's ready for use in the kit - **easy for re-using** this kit in a new project of a new IO.
- Read Operation
  - As this method requires the change of topology when building topology, during the analysis of read operation, user will need to modify **the netlist of the IO circuit block** by adding some "Voltage Controlled Voltage source" which is controlled by the voltage on IO circuit block's PAD.
- Differential Buffer
  - This method can use the same kit without additional modification for both single-end and differential buffer, **no matter it's truly or pseudo**.

38 © 2015 Cadence Design Systems, Inc. All rights reserved.

cadence®

## References

- IBIS specification (v6.1)  
[http://www.ibis.org/ver6.1/ver6\\_1.pdf](http://www.ibis.org/ver6.1/ver6_1.pdf)

39 © 2015 Cadence Design Systems, Inc. All rights reserved.

**cā dence**<sup>®</sup>

**cā dence**<sup>®</sup>



# A PRACTICAL DOE APPLICATION IN STATISTICAL SI ANALYSIS USING IBIS & HOW CAN WE MAKE IBIS WORK BEYOND BEST CASE/WORST CASE?

ASIAN IBIS SUMMIT  
NOVEMBER 9, 2015  
SHANGHAI, CHINA

Authors:  
Feng Shi, Anders Ekholm, Zilwan Mahmood & David Zhang.

## AGENDA




- › IBIS & Statistical analysis
- › DOE as a statistical methodology
- › Practical DDR3/DDR4 Topology problem solved by DOE
- › How can we extend IBIS to support confidence interval analysis.
- › Suggestion to enhance IBIS typ, min, max corners with distribution data.
- › Conclusion



## IBIS & STATISTICAL ANALYSIS



- › IBIS based SI analysis uses:
  - Behavioral buffer models. typ, min, max (BC/WC)
  - Trace modeling of topology BC/WC
  - Via modeling BC/WC
- › Best Case / Worst case analysis assumes:
  - 100% confidence interval. Every produced individual works.
- › Statistical SI analysis predicts:
  - Defects at a given confidence interval.
  - Help manage overdesign and possible BC/WC failures.




DOE&IBIS | Ericsson Presentation | Asian IBIS Summits | October 2015 | Page 3 (14)

## DOE AS A STATISTICAL METHODOLOGY



- › DOE Design Of Experiments will fit a model to our solutions space (often used is a RSM Response Surface Model)
- › Uses much fewer simulation than sweep analysis or Monte Carlo analysis.
- › Catches cross term interaction missed by OFAT analysis.
  - (OFAT, One Factor At a Time)
- › RSM used to predict the fitted part of the solutions space and to give Confidence Intervals for the predicted respons.




DOE&IBIS | Ericsson Presentation | Asian IBIS Summits | October 2015 | Page 4 (14)

## PRACTICAL DDR TOPOLOGY PROBLEM SOLVED BY DOE



- › Problem of ringing in a high speed DDR3/DDR4 address/command/control bus in memory down solutions with thick PCB's >1mm.
- › Find an optimal topology that solves the problem with a given confidence e.g. 95%






DOE&IBIS | Ericsson Presentation | Asian IBIS Summits | October 2015 | Page 5 (14)

## PRACTICAL DDR TOPOLOGY PROBLEM SOLVED BY DOE



- › DDR3/DDR4 address/command/control bus topology
  - Flyby? Daisy-chain. → Reflection
  - Thick PCB's >1mm. → Ringback



DOE&IBIS | Ericsson Presentation | Asian IBIS Summits | October 2015 | Page 6 (14)

## PRACTICAL DDR TOPOLOGY PROBLEM SOLVED BY DOE




Design Parameter	Factor	Factor Type	Min	Typ	Max	Analysis Type
Length of lead Tline	01Length_TLead	Continuous	1.5inch	2.25inch	3 inch	Design
Length of first load Tline	02Length_TLoad1	Continuous	0.4inch	0.7inch	1 inch	Design
Length of second load Tline	03Length_TLoad2	Continuous	0.4 inch	0.7inch	1 inch	Design
Length of third load Tline	04Length_TLoad3	Continuous	0.4 inch	0.7inch	1 inch	Design
Length of forth load Tline	05Length_TLoad4	Continuous	0.4 inch	0.7inch	1 inch	Design
Length of Tline to the termination resistor	06Length_TRterm	Continuous	0.06 inch	0.53inch	1 inch	Design
Length of memory fanout Tline	07Length_TBreakin	Continuous	0.02 inch	0.04inch	0.06 inch	Design
Routing layer/ Via barrel length	08Layer_Via	Categorical	3, 5, 7, 18, 20, 22 layer			Design
Driver impedance of controller	09Z_Controller	Categorical	34ohm	40 ohm	48 ohm	Design
Via anti-pad size	10C_Via	Categorical	1=hiC	2=typC	3=lowC	Design
Impedance of lead Tline	11Z_TLead	Categorical	40 ohm	50 ohm	60 ohm	Design& Manufacturing
Impedance of load Tline	12Z_TLoad	Categorical	40 ohm	50 ohm	60 ohm	Design& Manufacturing
Impedance of Tline to the termination resistor	13Z_TRterm	Categorical	40 ohm	50 ohm	60 ohm	Design& Manufacturing
Impedance of memory fanout Tline	14Z_TBreakin	Categorical	40 ohm	50 ohm	60 ohm	Design& Manufacturing
Input capacitance of memory IO buffer	15C_MemoryIO	Categorical	2=0.2	4=0.4	6=0.6	Manufacturing
Termination resistor	16R_Rterm	Continuous	36 ohm	39 ohm	43 ohm	Design
Packaging resistance of memory	17R_Pkg	Continuous	0.05 ohm	0.525 ohm	1 ohm	Manufacturing
Packaging inductance of memory	18L_Pkg	Continuous	0.5nH	1.75nH	3nH	Manufacturing
Packaging capacitance of memory	19C_Pkg	Continuous	0.2pF	0.5pF	0.8pF	Manufacturing

DOE&amp;IBIS | Ericsson Presentation | Asian IBIS Summits | October 2015 | Page 7 (14)

## PRACTICAL DDR TOPOLOGY PROBLEM SOLVED BY DOE



## ► Prediction Profiler



- Confidence interval -----> Quality
- Slope -----> Influence /Importance
- Vertical red line -----> “What if ” analysis & Interactions
- Desirability function -----> Optimization



DOE&amp;IBIS | Ericsson Presentation | Asian IBIS Summits | October 2015 | Page 8 (14)



## PRACTICAL DDR TOPOLOGY PROBLEM SOLVED BY DOE



## DOE Optimization



DOE&amp;IBIS | Ericsson Presentation | Asian IBIS Summits | October 2015 | Page 9 (14)

## PRACTICAL DDR TOPOLOGY PROBLEM SOLVED BY DOE




## DPM (Defects per Million)

- Equation Simulator to evaluate the response equation at millions of conditions.



- Realistic predicted yield plots obtained in seconds.




DOE&amp;IBIS | Ericsson Presentation | Asian IBIS Summits | October 2015 | Page 10 (14)

## HOW CAN WE EXTEND IBIS TO SUPPORT CONFIDENCE INTERVAL ANALYSIS.



- › IBIS currently and traditionally uses a typ, min, max parameter definition.
- › This is based on a Best/Worst case scenario analysis. E.g. 100% confidence.
- › Best/Worst case analysis has served us well during the years and still does in some cases, however more and more cases will not reach design closure using Best/Worst case analysis.
- › When it does not reach design closure how will we know how many of our produced units will fail ????




DOE&IBIS | Ericsson Presentation | Asian IBIS Summits | October 2015 | Page 11 (14)

## ADD AN OPTION TO IBIS TYP, MIN, MAX CORNERS TO USE DISTRIBUTION DATA AS A PARAMETER DEFINITION.



- › If we add an option to IBIS to support distribution data for parameters as an average/mean and a variation/sigma.
- › If we feel we can not assume a standard distribution we could even add support for other distributions.
- › These parameters could be used in DOE analysis scenarios and could help us predict confidence intervals for our products as well as DPM (Defect Per million) predictions.



DOE&IBIS | Ericsson Presentation | Asian IBIS Summits | October 2015 | Page 12 (14)

## CONCLUSIONS.



- › Our design work is moving beyond Best case, Worst case analysis.
- › We need to start working on an infrastructure both in modeling and tool support for statistical analysis.
- › Many of us EE's need to go back to our statistics books and review statistical analysis.
- › We need to secure that we can get the correct information from IC and PCB vendors on parameter distributions.
- › SI/PI statistical analysis is the next step to secure our product quality.

DOE&IBIS | Ericsson Presentation | Asian IBIS Summits | October 2015 | Page 13 (14)



# ERICSSON

# IBIS Interconnect BIRD Update

Walter Katz  
Signal Integrity Software, Inc.  
Asian IBIS Summit  
Shanghai, China  
November 9, 2015



## Overview

- IBIS Interconnect Task Group
- Models Represent Package and On-Die Interconnect
- On Die, Package, Supply and Signal Interconnect can be Combined or Kept Separate
- IBIS Interconnect Model Terminals
- Examples



## IBIS Interconnect Task Group

- Meets Wednesdays 8AM PDT
  - [http://www.ibis.org/interconnect\\_wip/](http://www.ibis.org/interconnect_wip/)
  - Major Contributors
    - Altera
    - Cadence Design Systems
    - Intel Corp
    - Keysight Technologies
    - Mentor Graphics
    - Micron Technology
    - Signal Integrity Software
    - Synopsys
    - Teraspeed Labs
- David Banas  
Bradley Brim  
Michael Mirmak (Chair)  
Radek Biernacki  
Arpad Muranyi  
Justin Butterfield, Randy Wolff  
Walter Katz, Mike LaBonte  
Rita Horner  
Bob Ross

3



## Models Represent Package and On-Die Interconnect

- Currently IBIS supports lumped coupled RLC models or lossless uncoupled distributed models.
- New modeling will support broadband, coupled, signal interconnect and power distribution models.
- Languages Supported
  - IBIS-ISS
    - IBIS Interconnect SPICE Subcircuit (IBIS-ISS) Specification, Version 1.0, October 7th 2011  
[http://www.ibis.org/ibis-iss\\_ver1.0/ibis-iss\\_ver1\\_0.pdf](http://www.ibis.org/ibis-iss_ver1.0/ibis-iss_ver1_0.pdf)
  - Touchstone®
    - [http://www.ibis.org/touchstone\\_ver2.0/](http://www.ibis.org/touchstone_ver2.0/)

4



## On Die, Package, Supply and Signal Interconnect can be Combined or Kept Separate

- Supports separate on-die and package interconnect models and combined on-die and package interconnect models
- Independent Supply and Signal Interconnect Models
- Coupled Supply and Signal Interconnect Models
- Singled Ended and Differential Interconnect Models

5



## Similar Approach for Both IBIS and EBD

- IBIS (.ibs) Interconnect Model Terminals
  - Pins ([Pins])
  - Die Pads
  - Buffers
- EBD (.ebd) Interconnect Model Terminals
  - A similar approach will be used to update EBD (Electrical Board Description) or EMD (Electrical Module Description) to support broadband, coupled interconnect models

6





## IBIS Interconnect Model Terminals

- Pins
  - Pin\_name (aka Pin Number)
  - Signal\_name (assumes signal\_name pins shorted)
  - Bus\_label (allows sub-groups of rail signal\_name pins)
- Pads (Die/Package Interface)
  - Pin\_name (aka Pin Number) for I/O connections
  - Pad\_name for rail connections
  - Signal\_name (assumes signal\_name pads shorted)
  - Bus\_label (allows sub-groups of rail signal\_name pads)
- Buffers
  - Signal (I/O)
  - Rails
    - Pin\_name and (puref/pdref/pcref/gceref)
    - Signal\_name (assumes signal\_name terminals shorted)
    - Bus\_label (allows sub-groups of rail buffer terminals)

7



## Interconnect Model Terminals

- <Terminal Number> <Terminal Type> <Qualifier>
  - X: I/O pin\_name
  - Y: Supply pin\_name, signal\_name or bus\_label
  - Z: Supply pad\_name

Terminal_Type	pin_name	signal_name	bus_label	pad_name
Buffer_I/O	X			
Puref	X			
Pdref	X			
Pcref	X			
Gceref	X			
Extref	X			
Buffer_rail		Y	Y	
Pad_I/O	X			
Pad_rail		Y	Y	Z
Pin_I/O	X			
Pin_rail	Y	Y	Y	

8



## Interconnect Model Examples

```
[Interconnect Model]   DQ1   | IBIS-ISS Model
File_IBIS-ISS         DQ.iss DQ
Param Length Value    0.1
Number_of_Terminals = 2
1 Pin_I/O             pin_name A1
2 Buffer_I/O           pin_name A1
[End Interconnect Model]
```

```
[Interconnect Model]   A1   | Touchstone File Shortcut
File_TS               A1.s2p
Number_of_Terminals = 3
1 Pin_I/O             pin_name A1
2 Buffer_I/O           pin_name A1
3 Pin_rail             signal_name VSS
[End Interconnect Model]
```

9




## Full Package, All Pins to All Buffers

[Pin]	signal_name	model_name
A1	DQ1	DQ
A2	DQ2	DQ
P1	VDD	POWER
P2	VDD	POWER
P3	VDD	POWER
P4	VDD	POWER
G1	VSS	GND
G2	VSS	GND
G3	VSS	GND
G4	VSS	GND

```
[Begin Interconnect Model]
...
1 Pin_I/O             pin_name A1
2 Pin_rail            pin_name P1
3 Pin_rail            pin_name P2
4 Pin_rail            pin_name P3
5 Pin_rail            pin_name P4
6 Pin_rail            pin_name G1
7 Pin_rail            pin_name G2
8 Pin_rail            pin_name G3
9 Pin_rail            pin_name G4
10 Pin_I/O            pin_name A2
11 Puref              pin_name A1
12 Buffer_I/O          pin_name A1
13 Pdref              pin_name A1
14 Puref              pin_name A2
15 Buffer_I/O          pin_name A2
16 Pdref              pin_name A2
[End Interconnect Model]
```

```
.subckt AllPinsAllBuffers 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16
```






## Full Package, All VDD and VSS Pins Shorted All Buffer Rail Connections Shorted on Die

```
[Pin]      signal_name  model_name
A1         DQ1         DQ
A2         DQ2         DQ
P1         VDD         POWER
P2         VDD         POWER
P3         VDD         POWER
P4         VDD         POWER
G1         VSS         GND
G2         VSS         GND
G3         VSS         GND
G4         VSS         GND

[Pin Mapping] pulldown_ref pullup_ref
Bus_label_signal_name
A1             VSS         VDD
A2             VSS         VDD

[Begin Interconnect Model]
...
1 Pin_I/O      pin_name    A1
2 Pin_rail     signal_name VDD
3 Pin_I/O      pin_name    A2
4 Pin_rail     signal_name VSS
5 Buffer_I/O   pin_name    A1
6 Buffer_rail  signal_name VDD
7 Buffer_rail  signal_name VSS
8 Buffer_I/O   pin_name    A2
[End Interconnect Model]
```



```
.subckt AllPinsRailsShorted 1 2 3 4 5 6 7 8
```

**SiSoft**  
We Are Signal Integrity


11

## Crosstalk Model, Signal I/O Only

```
[Pin]      signal_name  model_name
A1         DQ1         DQ
A2         DQ2         DQ
P1         VDD         POWER
P2         VDD         POWER
P3         VDD         POWER
P4         VDD         POWER
G1         VSS         GND
G2         VSS         GND
G3         VSS         GND
G4         VSS         GND

[Pin Mapping] pulldown_ref pullup_ref
Bus_label_signal_name
A1             VSS         VDD
A2             VSS         VDD

[Begin Interconnect Model]
...
1 Pin_I/O      pin_name    A1
2 Pin_I/O      pin_name    A2
3 Buffer_I/O   pin_name    A1
4 Buffer_I/O   pin_name    A2
[End Interconnect Model]
```



```
.subckt XtalkNoRail 1 2 3 4
```

**SiSoft**  
We Are Signal Integrity


12

## Crosstalk Model, Signal I/O Only, Touchstone Model

```
[Pin]      signal_name  model_name
A1         DQ1         DQ
A2         DQ2         DQ
P1         VDD         POWER
P2         VDD         POWER
P3         VDD         POWER
P4         VDD         POWER
G1         VSS         GND
G2         VSS         GND
G3         VSS         GND
G4         VSS         GND

[Pin Mapping] pulldown_ref pullup_ref
Bus_label_signal_name
A1         VSS         VDD
A2         VSS         VDD

[Begin Interconnect Model]
File_TS xyz.s4p
1 Pin_I/O      pin_name  A1
2 Pin_I/O      pin_name  A2
3 Buffer_I/O   pin_name  A1
4 Buffer_I/O   pin_name  A2
5 Pin_rail     signal_name VSS
[End Interconnect Model]
```



**SiSoft**  
We Are Signal Integrity


13

## DQ1 Pin to Buffer

```
[Pin]      signal_name  model_name
A1         DQ1         DQ
A2         DQ2         DQ
P1         VDD         POWER
P2         VDD         POWER
P3         VDD         POWER
P4         VDD         POWER
G1         VSS         GND
G2         VSS         GND
G3         VSS         GND
G4         VSS         GND

[Pin Mapping] pulldown_ref pullup_ref
Bus_label_signal_name
A1         VSS         VDD
A2         VSS         VDD

[Begin Interconnect Model]
...
1 Pin_I/O      pin_name  A1
2 Buffer_I/O   pin_name  A1
[End Interconnect Model]
```



**SiSoft**  
We Are Signal Integrity

14

## DQ1 Pin to Pad, DQ1 Pad to Buffer

[Pin]	signal_name	model_name
A1	DQ1	DQ
A2	DQ2	DQ
P1	VDD	POWER
P2	VDD	POWER
P3	VDD	POWER
P4	VDD	POWER
G1	VSS	GND
G2	VSS	GND
G3	VSS	GND
G4	VSS	GND


```
[Pin Mapping] pulldown_ref pullup_ref
Bus_label_signal_name
A1 VSS VDD
A2 VSS VDD
```

```
[Begin Interconnect Model]
```

```
1 Pin_I/O pin_name A1
2 Pad_I/O pin_name A1
[End Interconnect Model]
```

```
[Begin Interconnect Model]
```

```
1 Pad_I/O pin_name A1
2 Buffer_I/O pin_name A1
[End Interconnect Model]
```



**SiSoft**  
We Are Signal Integrity

15

## VDD Pad by signal\_name

[Pin]	signal_name	model_name
A1	DQ1	DQ
A2	DQ2	DQ
P1	VDD	POWER
P2	VDD	POWER
P3	VDD	POWER
P4	VDD	POWER
G1	VSS	GND
G2	VSS	GND
G3	VSS	GND
G4	VSS	GND

```
[Pin Mapping] pulldown_ref pullup_ref
Bus_label_signal_name
A1 VSS VDD
A2 VSS VDD
```


```
[Die Supply Pads] signal_name bus_label
VDD1 VDD VDDa
VDD2 VDD VDDa
VDD3 VDD VDDb
[End Die Supply Pads]
```

```
[Begin Interconnect Model]
```

```
1 Pin_rail signal_name VDD
2 Pad_rail signal_name VDD
[End Interconnect Model]
```

```
[Begin Interconnect Model]
```

```
1 Buffer_rail signal_name VDD
2 Pad_rail signal_name VDD
[End Interconnect Model]
```



**SiSoft**  
We Are Signal Integrity

16

## VDD Pad by pad\_name


```
[Pin]      signal_name  model_name
A1         DQ1         DQ
A2         DQ2         DQ
P1         VDD         POWER
P2         VDD         POWER
P3         VDD         POWER
P4         VDD         POWER
G1         VSS         GND
G2         VSS         GND
G3         VSS         GND
G4         VSS         GND

[Pin Mapping] pulldown_ref pullup_ref
Bus_label_signal_name
A1         VSS         VDD
A2         VSS         VDD

[Die Supply Pads] signal_name bus_label
VDD1       VDD         VDDa
VDD2       VDD         VDDa
VDD3       VDD         VDDb
[End Die Supply Pads]

[Begin Interconnect Model]
...
1 Pin_rail      signal_name      VDD
2 Pad_rail      pad_name         VDD1
3 Pad_rail      pad_name         VDD2
4 Pad_rail      pad_name         VDD3
[End Interconnect Model]

[Begin Interconnect Model]
...
1 Buffer_rail    signal_name      VDD
2 Pad_rail      pad_name         VDD1
3 Pad_rail      pad_name         VDD2
4 Pad_rail      pad_name         VDD3
[End Interconnect Model]
```



**SiSoft**  
We Are Signal Integrity

17

## VDD Pad by bus\_label


```
[Pin]      signal_name  model_name
A1         DQ1         DQ
A2         DQ2         DQ
P1         VDD         POWER
P2         VDD         POWER
P3         VDD         POWER
P4         VDD         POWER
G1         VSS         GND
G2         VSS         GND
G3         VSS         GND
G4         VSS         GND

[Pin Mapping] pulldown_ref pullup_ref
Bus_label_signal_name
A1         VSS         VDD
A2         VSS         VDD

[Die Supply Pads] signal_name bus_label
VDD1       VDD         VDDa
VDD2       VDD         VDDa
VDD3       VDD         VDDb
[End Die Supply Pads]

[Begin Interconnect Model]
...
1 Pin_rail      signal_name      VDD
2 Pad_rail      bus_label        VDDa
3 Pad_rail      bus_label        VDDb
[End Interconnect Model]

[Begin Interconnect Model]
...
1 Buffer_rail    signal_name      VDD
2 Pad_rail      bus_label        VDDa
3 Pad_rail      bus_label        VDDb
[End Interconnect Model]
```



**SiSoft**  
We Are Signal Integrity

18



## Thank You

IBIS Interconnect Task Group

[http://ibis.org/interconnect\\_wip/](http://ibis.org/interconnect_wip/)

19






## FEC Applications for 25Gb/s Serial Link Systems

Guo Tao, Zhu Shunlin


[Guo.tao6@zte.com.cn](mailto:Guo.tao6@zte.com.cn), [zhu.shunlin@zte.com.cn](mailto:zhu.shunlin@zte.com.cn)

Asian IBIS Summit, Shanghai, China, November 9, 2015




### Agenda

- Introduction
- FEC Applications to Serial Link System
- FEC Simulations for 25Gb/s SerDes System
- A New Proposal for FEC Modeling and Simulation
- Summary



## Introduction

100 Gigabit Ethernet will account for over half of all bandwidth deployed in carrier network in 2014 , growing rapidly through 2018.



3

© ZTE Corporation. All rights reserved

ZTE

## Introduction

Besides equalization techniques , some new techniques have been used for SerDes systems in order to meet 100GE- 400GE specs.

**Higher Data Rate:** 25Gb/s to 56Gb/s

**100GE**



**400GE**

**Equalization:**  
De-emphasis+CTLE+DFE

**Forward Error Correction:** **FEC**  
**Fanny Modulation:** **NRZ or PAM4**

4


© ZTE Corporation. All rights reserved

ZTE

## Introduction

The Forward Error Correction (FEC) has been used for Increasing serial link system budgets and relaxing BER requirements.

- Code Gain
  - Gain vs Higher Frequency
- Time
  - Serial Link Latency
- Complexity
  - Area and Power



5

© ZTE Corporation. All rights reserved

ZTE


## Agenda

- Introduction
- **FEC Applications to Serial Link System**
- FEC Simulations for 25Gb/s SerDes System
- A New Proposal for FEC Modeling and Simulation
- Summary




## FEC Applications to Serial Link System

FEC Applications on the 100GE standard of IEEE802.3bj



- Backplane System —100GBASE-KR4
- FEC block is placed between PCS and PMA
- Reed-Solomon Code is suggested , defined in clause 91
- RS(528,514,7) — about 5dB gain

## FEC Applications to Serial Link System




### Recently adopted FEC

- Fire Code (1604, 1584) – OIF CEI-P
- QC Code (2112, 2080) – 10GBASE-KR
- RS (528, 514, 7) over GF(210) – 100GBASE-KR4
- RS (544, 514, 15) over GF(210) – 100GBASE-KP4

## FEC Applications to Serial Link System

### FEC Encoding & Decoding diagram



9

© ZTE Corporation. All rights reserved

ZTE


## Agenda

- Introduction
- FEC Applications to Serial Link System
- **FEC Simulations for 25Gb/s SerDes System**
- A New Proposal for FEC Modeling and Simulation
- Summary

## FEC Simulations for 25Gb/s SerDes System

Simulation Setup :

Data rate: 25.78125Gb/s  
 BER: ~1e-15  
 Pattern : PRBS 31  
 Number of bits: 1million




11

© ZTE Corporation. All rights reserved

ZTE

## FEC Simulations for 25Gb/s SerDes System



	IL/dB	RL/dB	PSXT/dB
Nominal	-26.3	-16.8	-47.51
Worst	-28.1	-15.83	-48.59

12

© ZTE Corporation. All rights reserved

ZTE

## FEC Simulations for 25Gb/s SerDes System

Comparison between with and without FEC

AtBER	Nominal Case		Worst Case		Condition
	Width/*UI	Height/mV	Width/*UI	Height/mV	
$10^{-12}$	16.2%	23.1	4.51%	5.39	With emphasis/DFE ; Without FEC
$10^{-15}$	12.2%	17.4	0.07%	0.00	
$10^{-17}$	9.92%	14.2	0.00%	0.00	
$10^{-12}$	42.5%	57.0	42.2%	48.6	With emphasis/DFE ; With FEC
$10^{-15}$	40.6%	54.8	40.2%	46.4	
$10^{-17}$	39.5%	53.4	38.9%	45.1	

Eye diagram at the BER of  $10^{-12}$  of the channel simulation can not meet the requirement of 100GE Standard without FEC.  
Crosstalk must be concerned in the channel simulation.

13

© ZTE Corporation. All rights reserved

ZTE

## FEC Simulations for 25Gb/s SerDes System

Comparison between with and without FEC

AtBER	Nominal Case		Worst Case		Condition
	Width/*UI	Height/mV	Width/*UI	Height/mV	
$10^{-5}$	33.5%	63.6	32.6%	54.6	With emphasis/DFE ; Without FEC;
$10^{-6}$	29.1%	62.4	23.2%	53.5	
$10^{-7}$	25.9%	61.4	17.1%	52.6	
$10^{-12}$	42.5%	57.0	42.2%	48.6	With emphasis/DFE ; With FEC;
$10^{-15}$	40.6%	54.8	40.2%	46.4	
$10^{-17}$	39.5%	53.4	38.9%	45.1	

Eye diagram at the BER of  $10^{-15}$  of the channel simulation can meet the requirement of 100GE Standard with FEC, while relaxing the BER requirement from  $10^{-15}$  to  $10^{-5}$  or  $10^{-6}$ .

14

© ZTE Corporation. All rights reserved

ZTE

## Agenda

- Introduction
- FEC Applications to Serial Link System
- FEC Simulations for 25Gb/s SerDes System
- **A New Proposal for FEC Modeling and Simulation**
- Summary

## A New Proposal for FEC Modeling and Simulation


### Current Situation:

- IBIS-AMI model

```
(my_AMIname      | Header, such as AMI_version ...  
                  | Function such as, GetWave_Exists ...  
  (Reserved_Parameters | Modulation such as, NRZ, PAM4 ...  
                  | Jitter such as, Dj ...  
                  | Repeater ...
```

- EDA Tool  
FEC blocks are not supported in IBIS-AMI model nor in EDA tool
- System Simulation  
Uses the same Serdes IP on the TX and RX end supported by the IC Vendor

## A New Proposal for FEC Modeling and Simulation




System vendors strongly expect that IBIS-AMI models can be used for FEC simulations.

17

© ZTE Corporation. All rights reserved

ZTE

## A New Proposal for FEC Modeling and Simulation



18

© ZTE Corporation. All rights reserved

ZTE

## A New Proposal for FEC Modeling and Simulation

[Reserved\_Parameters] / [Model\_Specific] → **tx\_fec** / **rx\_fec** ?

On the transmit end

Add the branch 'tx\_fec' into Model\_Specific, then add parameters, config min/typ/max, mode on/off, such as

```
(Model_Specific
  (tx_fec
    (config (Usage In) (List "min" "typ" "max") (Type String)
      (Default "typ") (Description "enable fec function setting"))
    (mode (Usage In) (Format List "on" "off") (Type String)
      (Default "off") (Description "fec control mode"))
```

On the receiver end,

Add the branch 'rx\_fec' into Model\_Specific, then add the same parameters to respond the tx configuration, such as

```
(Model_Specific
  (rx_fec
    (config (Usage In) (List "min" "typ" "max") (Type String)
      (Default "typ") (Description "enable fec function setting"))
    (mode (Usage In) (Format List "on" "off") (Type String)
      (Default "off") (Description "fec control mode"))
```

19

© ZTE Corporation. All rights reserved

ZTE

## Agenda

- Introduction
- FEC Applications to Serial link System
- FEC Simulations for 25Gb/s SerDes System
- A New Proposal for FEC Modeling and Simulation
- **Summary**

## Summary

- FEC can be used for many dispersion and noise limited systems, such as high-speed serial link systems in order to meet 100GE- 400GE specs.
- FEC relaxes PHY BER requirement from  $1e-15$  to  $1e-06$  for serial link systems.
- FEC is one of critical techniques for 25-56Gb/s SerDes systems and IBIS-AMI model is an efficient solution for complex IO modeling.
- System vendors strongly expect that IBIS-AMI models can be used for FEC simulations.
- “One model, one platform, one simulator” needed for both passive and active components, such as FFE, DFE, FEC ...

21

© ZTE Corporation. All rights reserved

ZTE

Thank you



Tomorrow never waits



## PAM4 System Simulation using AMI models

Fangyi RAO

Asian IBIS Summit  
Shanghai, China  
November 9, 2015

Presented by Yi WANG



## Agenda

- Overview of PAM4
- Challenges in PAM-4 Link Designs
- Solutions for Simulating PAM-4 Links with IBIS-AMI Models



© Copyright 2015, Keysight Technologies

2


## Enabling the next step in link data rate

- 56 Gb/s lane data rate will be the principle enabler for 400GbE
- Two contenders for implementing 56Gb/s lane data rate:
  - 56G NRZ
    - + No new science – linear evolution from 25/28G lanes
    - - Difficult to manage channel loss & channel reflections
  - 28 Gbaud PAM-4
    - + Channel loss problems worked out with 28 Gb/s NRZ
    - - 30% chip real estate, 35+% more power
    - - Lose 9.6 dB usable SNR
    - - Lots of new challenges – little experience to draw from
  - Both signaling technologies will be utilized to enable 400GbE




## NRZ (Non-Return-to-Zero) vs. PAM (Pulse Amplitude Modulation)

NRZ (PAM-2)



- 2 amplitude levels
- 1 bit of information in every symbol
- 56 Gbaud for 56 Gb/s

PAM-4




- 4 amplitude levels
- 2 bits of information in every symbol
  - ✓ 2x throughput for the same Baud rate
  - ✓ 28 Gbaud for 56 Gb/s, half of the loss in dB
- Lower SNR, more susceptible to jitter & noise
- More complex TX/RX design, higher cost



## Moving from NRZ to PAM-4

### Revolutionary – not Evolutionary

- Jump from 10G NRZ to 25G introduced many new concepts....
  - Still a linear transition (more or less)
- Multi-Level signaling changes all the rules – in place for 50+ years!
  - Saturating to linear output stages
  - *More complex (and precise) level threshold detection for inputs*
  - Finite rise time creates inherent ISI
  - How to implement clock recovery?
  - How will DFE need to change?
  - ....
  - ....




## Agenda

- Overview of PAM4
- Challenges in PAM-4 Link Designs
- Solutions for Simulating PAM-4 Links with IBIS-AMI Models




## Implementing PAM-4 links = “New Science”

- Inherent ISI requires receivers to be less susceptible to pattern dependent jitter



## Implementing PAM-4 links = “New Science” (2)

- Some of the other challenges learned so far include...
  - Eye time skew from linear drive of VCSELs
    - Upper eyes arrive sooner than lower transitions
    - Each eye needs to be sampled with independent delay



## Challenges shifting from NRZ to PAM

PAM-4 is one of the enablers of 56 G lane rate supporting 400G links

Multi-level signaling changes all the rules that have in place for 50+ years!


Saturating to linear output stages

More complex (and precise) level threshold detection for inputs

Finite rise time creates inherent ISI


How to implement clock recovery?

How will DFE need to change?



## Other impairments that challenge PAM-4 receivers

- Non-linearity - Amplitude compression in lower eyes
  - Non uniform effective SNR across individual eyes



- Receivers sensitive to additional artifacts beyond “traditional” jitter types in NRZ
  - Still learning what impairments cause problems
    - New measurements WILL be defined for Tx Outputs
    - New stress types WILL be defined for Rx Input testing

## Challenges in PAM-4 SerDes Design

- Nonlinearity between levels due to saturation
- CDR
- Upper and lower eye slicer reference level tuning
- Timing skews between three slicers for optimal sampling
- Analog based architecture vs ADC based architecture
- ...

## Challenges in PAM-4 Link Simulation

- How to capture PAM-4 SerDes behaviors
- How to measure PAM-4 eyes (three stacking eyes vs single eye in NRZ)



© Copyright 2015, Keysight Technologies

Page 11

## Agenda


- Overview of PAM4
- Challenges in PAM-4 Link Designs
- Solutions for Simulating PAM-4 Links with IBIS-AMI Models



© Copyright 2015, Keysight Technologies

12

## AMI Simulation Flow for NRZ



© Copyright 2015, Keysight Technologies

Page 13

## IBIS-AMI Based PAM-4 Link Simulation

- AMI successfully brings SerDes vendors' models and EDA tools together
- **Interoperability:** AMI defines a common interface between SerDes model and channel simulator
- **IP protection:** SerDes behavior is concealed in model DLL/shared object
- Superior simulation speed
- AMI has been widely adopted by IC, system and EDA companies



<http://www.ibis.org/>




© Copyright 2015, Keysight Technologies

Page 14

## AMI Modeling for PAM4 Signaling: Tx

- For NRZ, input stimulus to Tx DLL has two levels (0.5 and -0.5V), representing 1 and 0 bits
- For PAM4, input to Tx DLL has four levels (0.5, 0.5/3, -0.5/3 and -0.5V), representing symbols 0, 1, 2 and 3
- Tx DLL/.so interface is unchanged for PAM4



## Tx AMI Reserved Parameters

### Modulation

- String. Allowed values are “NRZ” and “PAM4”
- Optional. Default is “NRZ”


### PAM4\_Mapping

- String of four non-repeated integers 0, 1, 2 and 3 (e.g. “0123”)
- Bit pairs 00, 01, 10 and 11 map to symbol levels specified by 1<sup>st</sup>, 2<sup>nd</sup>, 3<sup>rd</sup> and 4<sup>th</sup> integers, respectively
- Optional. Default is “0132” (Gray coding)



## AMI Modeling for PAM4 Signaling: Rx

- PAM4 Rx symbol decision relies on three slicers
- Slicer thresholds can be adjusted adaptively and can vary with time
- Sampling time skew can be applied independently to each slicer for optimal result and can vary with time
- Rx model should provide transient slicer threshold and timing skew information



## Rx AMI Reserved Parameters

### **PAM4\_UpperThreshold, PAM4\_CenterThreshold, PAM4\_LowerThreshold**


- Float. Upper, center and lower slicer thresholds
- Optional. If not provided by models, EDA tools have to guess their values for SER calculations

### **PAM4\_UpperEyeOffset, PAM4\_CenterEyeOffset, PAM4\_LowerEyeOffset**

- Float. Upper, center and lower slicer sample time offsets relative to clock times
- Optional. Default is 0

Rx model can update values of these parameters in `AMI_Init` and `AMI_GetWave` and return them through the `AMI_parameters_out` string argument

## AMI Simulation Flow for PAM4



## Symbol Error Rate (SER) Measurement


- Measure bathtubs and SER contours individually for each of the three stacking eyes
- Horizontal eye center is placed at clock time + offset to capture CDR behavior and skew
- Vertical eye center is placed at threshold  $V_U / V_C / V_L$  to capture slicer level fluctuation

	Logic high traces	Logic low traces
Upper eye	$v_3(t) - V_U(t)$	$v_2(t) - V_U(t)$
Center eye	$v_2(t) - V_C(t)$	$v_1(t) - V_C(t)$
Lower eye	$v_1(t) - V_L(t)$	$v_0(t) - V_L(t)$

( $v_0, v_1, v_2$  and  $v_3$  are waveforms of expected 0, 1, 2 and 3 symbols, respectively)

## SER Measurements in Eye Probe


A set of bathtub, contour, HeightAtBER and WidthAtBER are calculated individually for each of the three eyes if selected



© Copyright 2015, Keysight Technologies

Page 21


## PAM4 System Simulation using AMI models



© Copyright 2015, Keysight Technologies

Page 22

## PAM4 System Simulation using AML models



Thank you

# Some Results for General K-table Extraction Proposal Using SPICE

Bob Ross, Teraspeed Labs

bob@teraspeedlabs.com

Xuefeng Chen, Synopsys

xfchen@synopsys.com

Asian IBIS Summit

Shanghai, China

November 9, 2015

(From material originally presented January 30, 2015,  
this presentation given Oct. 28, 2015)



Copyright 2015 Teraspeed Labs

**SYNOPSYS**  
Silicon to Software

● 1

## Updated Material

- **More derivation detail: January 30, 2015, “General K-Table Extraction Proposal Using SPICE”**
  - <http://www.ibis.org/summits/jan15/ross2.pdf>
  - Contains Summit references
- **Some results and other observations here**
- **Purpose – Use SPICE for PROTOTYPING IBIS extraction algorithms (with general C\_comp, on-die, package structures and fixture loads)**



Copyright 2015 Teraspeed Labs

**SYNOPSYS**  
Silicon to Software

● 2

## Overview


- Fixed C\_comp to local GND for extraction
- Detailed C\_comp model from S-parameters or IBIS-ISS allowed
- IBIS Interconnect BIRD proposal adds on-die and package models
- SPICE-based extraction proposal supports total path measurement with more detailed C\_comp/on-die/package structures
- Limitations exist



Copyright 2015 Teraspeed Labs

SYNOPSYS®  
Silicon to Software™ ● 3


## Standard IBIS Model



Copyright 2015 Teraspeed Labs

SYNOPSYS®  
Silicon to Software™ ● 4

## Generalized V-T Extraction Load (with L/R/C\_dut)



Calculate  $V(t)$  and  $I(t)$   
from load information



Copyright 2015 Teraspeed Labs

SYNOPSYS®  
Silicon to Software™ ● 5

## Direct $V(t)$ , $I(t)$ Solution

- Xuefeng Chen, Asian IBIS Summit (China), September 11, 2007:  $V(t)$ ,  $I(t)$  extracted directly for L/R/C/ $V_{\text{fixture}}$  by applying  $i=C*dv(t)/dt$  and  $v=L*di(t)/dt$
- Extension can include L/R/C\_dut (where L/R/C\_dut replaces the L/R/C\_pin values for the measured pin)
- $Ku(t)$  and  $Kd(t)$  tables extracted using the 2-equations/2-unknowns (2EQ/2UK) method (later)



Copyright 2015 Teraspeed Labs

SYNOPSYS®  
Silicon to Software™ ● 6

## Indirect Feedback Solution Next

- Avoids encoding equations for complex structures
- Calculates K-tables with high-gain (e.g., 1E7) feedback loop multiplier
  - Kur(t), Kdr(t) from two rising V-T waveforms and fixtures
  - Kuf(t), Kdf(t) from two falling V-T waveforms and fixtures
- Calculated and specified responses converge
- Requires vendor-specific SPICEs (versus IBIS-ISS)
  - Tables
  - Feedback loop issues with tables



Copyright 2015 Teraspeed Labs

 SYNOPSYS  
 Silicon to Software ● 7

## Partial SPICE Circuit Showing 2EQ/2UK K-Table Extraction

```

*
* FEEDBACK TABLE ADJUSTMENT ..... WW
GDET  NDET  GND  CUR=' (I (VDN2) *I (VUP1) -I (VDN1) *I (VUP2)) / (1E7) '
VDET  NDET  GND  0
*
GKUR   NKU   GND
+ CUR=' (V(IN2) - V(PIN2)) *I (VDN1) - (V(IN1) - V(PIN1)) *I (VDN2)) / I (VDET) '
VKUR   NKU   GND  0
*
GKDR   NKD   GND
+ CUR=' (V(IN1) - V(PIN1)) *I (VUP2) - (V(IN2) - V(PIN2)) *I (VUP1)) / I (VDET) '
VKDR   NKD   GND  0
*

```

$$I_1(t) = Ku(t) * I_u(V_1(t)) + Kd(t) * I_d(V_1(t))$$

$$I_2(t) = Ku(t) * I_u(V_2(t)) + Kd(t) * I_d(V_2(t))$$



Copyright 2015 Teraspeed Labs

 SYNOPSYS  
 Silicon to Software ● 8



## SPICE Encoding

- I-V tables: G elements (VCCS)
- V-T tables: PWL voltage sources
- Voltage rails: Entered
- SPICE interpolation
  - Allows higher resolution time steps in V-T tables
  - Interpolates G table currents
- I-V and V-T tables extended from final values
- Convergence criteria adjustable
- K-tables printed for Kur(t), Kdr(t); Kuf(t), Kdf(t)
- Simulation done with K-table drivers:
  - G elements for K-tables
  - Scaled controlled ramp (1V/nS)
  - Step stimuli (0 to 1, 1 to 0)



Copyright 2015 Teraspeed Labs

 SYNOPSYS®  
 Silicon to Software™ ● 9

## Part of SPICE Encoded IBIS Prototype for Simulation

```

* HIGH SIDE
XUP  OUT1  VCC  NU1      PULLUP
VUP  NU1   VCC  0
GUP  OUT1  VCC  CUR=' -I (VUP) * ( I (VKUR) * I (VON) + I (VKUF) * (1-I (VON)) ) '
XPC  OUT1  VCC
*
* LOW SIDE
XDN  OUT1  GRD  ND1      PULLDOWN
VDN  ND1   GRD  0
GDN  OUT1  GRD  CUR=' -I (VDN) * ( I (VKDR) * I (VON) + I (VKDF) * (1-I (VON)) ) '
XGC  OUT1  GNDC
*
* C_COMP AND DUT PACKAGE
XCAP  OUT1  GRD          C_COMP
XPKG  OUT1  GRD  PIN1     PACKAGE
*
* LOAD
TLOAD PIN1  GRD  PIN9  GRD  Z0=50 TD=1N
RLOAD PIN9  GND  50G
*
* VOLTAGE CONTROL (AMPLITUDE (0 TO 1), PULSE WIDTH & PERIOD)
VPULSE STEP  GRD  0  PULSE (1 0 0P 1P 1P 5N 10N)

```

Diagram illustrating the SPICE encoded IBIS prototype for simulation. The code defines high and low side components, including pullup/pulldown resistors, current sources (GUP, GDN), and capacitors (XCAP). It also defines a load (TLOAD, RLOAD) and a voltage control source (VPULSE). Annotations highlight specific parts of the code:

- Kur, Kdr** and **Kuf, Kdf** are highlighted in the current source equations, indicating table switching control.
- Table switching control** is indicated by arrows pointing to the highlighted K-table parameters.
- Enter simulation load** is indicated by an arrow pointing to the TLOAD and RLOAD lines.
- Ideal Step Stimulus** is indicated by an arrow pointing to the VPULSE line.




Ideal Step Stimulus

Copyright 2015 Teraspeed Labs

 SYNOPSYS®  
 Silicon to Software™ ● 10

## General Proposed Single-ended C\_comp Subckt Model



- (Notation and details under development)
- **C\_comp\_I**: If needed for series path
  - Resistance needs to be de-embedded from I-V tables
- **A\_signal**: Output
- Extend model for differential connections




Copyright 2015 Teraspeed Labs

**SYNOPSYS**  
Silicon to Software

• 11

## SPICE Extraction of V(t), I(t) Setup and C\_comp A\_signal Node



PU, PD V(t) node and I(t) are calculated using an ideal high gain (e.g.,  $K=1e7$ ) amplifier


V-T table (originally extracted at the Fixture) is now a PWL driver



Copyright 2015 Teraspeed Labs

**SYNOPSYS**  
Silicon to Software

• 12



## Ideal Ramp Test Cases


- **Reference Waveforms**
  - 1 ns ramp (0% to 100%) into 50  $\Omega$ -to-gnd and 50  $\Omega$ -to-vcc loads
  - 5 V supply
  - 2 ns duration
- **C\_comp cases**
  - 0 pF (0p)
  - 4 pF (4p)
  - 4 pF || (4 pF – 50  $\Omega$ ) (4p\_4p-50)
- **Pullup/Pulldown I-V tables**
  - 50  $\Omega$  straight lines
- **1001 point extractions (not critical)**

Copyright 2015 Teraspeed Labs

SYNOPSYS  
Silicon to Software

## K-tables Shapes Versus Time (s)

No  $L_{fix}$ ,  $C_{fix}$




Copyright 2015 Teraspeed Labs

SYNOPTSYS<sup>®</sup>  
Silicon to Software<sup>™</sup>

● 15

## K-tables Versus Time (s) – With $L_{fix}=10$ nH, $C_{fix}=4$ pF Fixtures




Copyright 2015 Teraspeed Labs

SYNOPTSYS<sup>®</sup>  
Silicon to Software<sup>™</sup>

● 16

## 4 ns Cycle Simulations for 4p\_4p-50 C\_comp Model




Copyright 2015 Teraspeed Labs

**SYNOPTIS**  
Silicon to Software

● 17

## Test Case Notation Change for Vout(t) & Isense(t); Given V(t)

No C\_comp, no clamps, just a Package model which could be a C\_comp model or an on-die model




Copyright 2015 Teraspeed Labs

**SYNOPTIS**  
Silicon to Software


● 18

$$L_{pkg} = 0 \text{ nH}, C_{pkg} = 0.004 \text{ nF}$$



Closed-form references  
(50  $\Omega$  to GND)

Continuous V(t) and dV(t)/dt





Copyright 2015 Teraspeed Labs

SYNOPSYS®  
Silicon to Software™

19

## Extractions using Laplace Element




Same as closed-form references  
Copyright 2015 Teraspeed Labs

K-tables


SYNOPSYS®  
Silicon to Software™

20

$$L_{pkg} = 2 \text{ nH}, C_{pkg} = 0.004 \text{ nF}$$



**VOUT discontinuities:  
Feedback loop fails**



**Closed-form references  
(50  $\Omega$  to GND)**



Copyright 2015 Teraspeed Labs

**SYNOPSYS**  
Silicon to Software

● 21

## Observations and Conclusions

- **Result accuracy**
  - K-table extraction insensitive to  $K=1e5$  to  $K=1e9$  feedback multipliers
  - Requires SPICE maximum accuracy settings
  - Not sensitive to number of extraction points
- **Severe test cases**
  - Sharp waveform derivative discontinuity in ideal ramp
  - Large  $C_{comp}$  model load can be used
  - Large  $L_{fixture}$ ,  $C_{fixture}$  reactive loads are ok
  - BOTH  $L_{pkg}$ , and  $C_{pkg}$  do not converge (even with smooth waveforms) – therefore topology limited and must use tool-dependent methods
  - Fails for T-line models (delay in feedback loop)
  - Works for S-parameter, Laplace transform, lumped models



Copyright 2015 Teraspeed Labs

**SYNOPSYS**  
Silicon to Software

● 22

## IBIS Simulation Case Study: Unexpected Glitch and Using C\_fixture

Lance Wang  
Asian IBIS Summit  
Shanghai, China  
Nov. 9<sup>th</sup>, 2015



### Outline

- Motivation
  - Unexpected glitch issue in the IBIS simulation
  - Seeking for solutions
- Case study and solutions
  - The root cause of glitch issue
  - Possible solutions
- Using C\_fixture in IBIS V-T curves
- Conclusions



## Motivation


- An unexpected glitch found when doing an IBIS model validation (transient analysis simulations)
  - An unexpected glitch found when we used  $< 450\text{ps}$  time step setting (called resolution setting in some EDA tools)
  - Everything is correct when we used bigger time step in the simulations
- Want to find out the root cause of this issue and solutions

© 2006-2015 IO Methodology Inc.

3

## The case study

- IBIS buffer model
  - This is normal I<sup>2</sup>C pad buffer (Open Drain type)
  - It is relatively low speed buffer
    - About 60ns for rising and 300ns for falling to be settled with 4.7K ohm load and 3.3v to pull up




© 2006-2015 IO Methodology Inc.

4

## The case study

- Simulation results with the same condition as V-T fixture settings




© 2006-2015 IO Methodology Inc.

5

## The case study

- A simulator bug?
  - We tried to use 5 different simulators and found all the results have the glitch issues. Only differences are the glitch levels




This is from another simulator

© 2006-2015 IO Methodology Inc.

6

## The case study



### ■ IBIS Model issue?


- IBIS curves are normal
- 0 error, 0 warning from IBISCHK
- Only Rising curve has a small "dip"

© 2006-2015 IO Methodology Inc.

7

## The case study

- We manually removed the "dip". The simulation results are normal for all simulators
- So, this is the root cause. But WHY?



© 2006-2015 IO Methodology Inc.


8

## The root cause

Simulator works fine when the time step is bigger than the “dip down” period. It produces only 1 or 0 step in the “dip down” region. It would be “skipped” when it leads to a wrong direction

Simulator got confused when the time step is less than the “dip down” period when it produces 2 or more steps in the “dip down” region. It leads to a wrong direction without any information from I-V curves

The “dip” width is about 1.25ns.  
The dip down period is about 460ps.



© 2006-2015 IO Methodology Inc.

9

## Solutions


- Using large time step size in transient analysis
  - It could lead to an inaccurate result
  - The setting needs to be manually forced. A dynamic step setting feature might not work.
- Manually remove the “dip” area in IBIS Model
- Adding C\_fixture to reduce or make the “dip” area “lighter” or to disappear
  - This method leads to another discussion topic in this presentation

© 2006-2015 IO Methodology Inc.

10

## C\_fixture setting in IBIS V-T section

- C\_fixture optionally can be used in IBIS V-T waveforms
- We normally do not recommend using C\_fixture in V-T curves




© 2006-2015 IO Methodology Inc.

11

## C\_fixture test case

- We used the same Spice netlist to create 2 IBIS Models. All settings are the same except C\_fixture
  - Blue – without C\_fixture (C\_fixture = 0)
  - Orange – with C\_fixture (C\_fixture = 15pF)




© 2006-2015 IO Methodology Inc.

12

## C\_fixture test case

- Use both Models with this topology




© 2006-2015 IO Methodology Inc.

13

## C\_fixture test case

- Both cases correlate well with Spice simulations for C\_fixture=0 IBIS Model




© 2006-2015 IO Methodology Inc.

14

## C\_fixture test case

- The result from the load with capacitance correlates well with Spice simulations for C\_fixture=15pF IBIS Model




© 2006-2015 IO Methodology Inc.

15

## C\_fixture test case

- The slight difference in results from the load without capacitance for C\_fixture=15pF IBIS Model



© 2006-2015 IO Methodology Inc.

16

## C\_fixture test case

- C\_fixture can be used in IBIS V-T curves
- Simulators need to use a de-capacitance algorithm when C\_fixture is present in the V-T curves. C\_fixture may reduce simulation accuracy
- It is better that IBIS V-T curves only have resistance load (linear load)

© 2006-2015 IO Methodology Inc.

17

## Supporting C\_fixture in simulations

- This is a surprise!

**3 out of 6 major simulators  
don't support C\_fixture in  
IBIS Model.  
It got ignored!**

© 2006-2015 IO Methodology Inc.


18



## Summary

- In some simulations for a slow IBIS model, we found unexpected glitch in the result
  - It is due to a “dip down” area and it could be solved by using larger time step size (resolution value)
  - The “dip down” period could be removed manually or use C\_fixture to reduce “dip down” area (size)
- Be careful when using C\_fixture
  - It might cause some inaccurate simulation results
  - Some simulators do not support C\_fixture in IBIS model
  - Recommend using linear load for V-T curves in IBIS model.

The Modeling Specialist



<http://www.iometh.com>

# Laplace Transform Time Response Utility

Bob Ross, Teraspeed Labs  
bob@teraspeedlabs.com

Asian IBIS Summit  
Shanghai, China  
November 9, 2015

(Presented by Anders Ekholm, Ericsson)  
Originally presented May 13, 2015



Copyright 2015 Teraspeed Labs

• 1

## Some Applications

- **Show step and impulse response for network analysis**
- **Show step and impulse response for lower-order, reduced order (or pole-zero) Touchstone formulations in IBIS-AMI analysis**
- **Embed for time-response displays in analysis applications by inserting calculations at top**



Copyright 2015 Teraspeed Labs

• 2

## Notation and Introduction

**Laplace Transform**

$$X(s) = \frac{a_{n-1}s^{n-1} + \dots + a_0}{s^n + b_{n-1}s^{n-1} + \dots + b_0},$$

**Differential Equation**

$$x^n(t) + b_{n-1}x^{n-1}(t) + \dots + b_0x(t) = 0$$

initial conditions,  $x(0), \dots, x^{n-1}(0),$

Utility calculates and displays immediately 101 points for  $x^i(t)$ ,  $i=0$  to  $i=26$  for the time response and all of its derivatives

Extended for more time points by copying and pasting last row

Can be used as an embedded utility involving other Laplace Transform calculations



Copyright 2015 Teraspeed Labs

● 3

## Enter Laplace Transform Num. and Den. Coefficients and Time-Step

Laplace Transform Numerator and Denominator Coefficients							
a7	a6	a5	a4	a3	a2	a1	a0
0	1	-21	210	-1260	4725	-10395	10395
b7	b6	b5	b4	b3	b2	b1	b0
1	21	210	1260	4725	10395	10395	0

T-Step s

Select

Step Response of 6<sup>th</sup> order Bessel (maximally flat envelope delay, MFED) all-pass function

Change time-step to zoom-in or zoom-out and to change resolution


The graph auto-scales over 101 points



Copyright 2015 Teraspeed Labs

● 4

## 6<sup>th</sup> Order MFED All-Pass Step Response



Copyright 2015 Teraspeed Labs

● 5

## 6<sup>th</sup> Order MFED Low-Pass Step Response Input

Laplace Transform Numerator and Denominator Coefficients

a7	a6	a5	a4	a3	a2	a1	a0
0							10395
b7	b6	b5	b4	b3	b2	b1	b0
1	21	210	1260	4725	10395	10395	0

T-Step s  
Select 0.08


Convert all-pass to low-pass filter by zeroing out numerator coefficients (click/back-space or enter 0) for real-time modification



Copyright 2015 Teraspeed Labs

● 6

## 6<sup>th</sup> Order MFED Low-Pass Step Response



Copyright 2015 Teraspeed Labs

● 7

## 7<sup>th</sup> Order MFED Low-Pass Impulse Response Input

Laplace Transform Numerator and Denominator Coefficients

a7	a6	a5	a4	a3	a2	a1	a0
0	0	0	0	0	0	0	135135
b7	b6	b5	b4	b3	b2	b1	b0
1	28	378	3150	17325	62370	135135	135135

T-Step s: 0.025


Select: 0.025



Copyright 2015 Teraspeed Labs

● 8


## 7<sup>th</sup> Order MFED Low-Pass Impulse Response



Copyright 2015 Teraspeed Labs

● 9

## $X(s) = 1/(s^2 + 1)$ Sine Wave with Left-Shifted Coefficients



Set Time-Step =  $\pi/12$  for exact  $\pi/12$  (15 degree) steps


Can compare response with exact solution:  $x(t) = \sin(\pi t/12)$



Copyright 2015 Teraspeed Labs

● 10

## Sine Wave Response



Copyright 2015 Teraspeed Labs

● 11

## Recursive Taylor Series Method (Repeat b and c)

**a) Initialize:  $i = 1, \dots, n-1$  ( $n = 7$ )**

$$x(0) = a_{n-1} \quad x^i(0) = a_{n-1-i} - \sum_{j=0}^{i-1} b_{n-i-j} x^j(0)$$

**b) Extend:  $i = n, \dots, p$  ( $p = 26$ )**

$$x^i(t) = - \sum_{j=0}^{n-1} b_j x^{i-n-j}(t)$$

**c) Next time step:  $i = 0, \dots, n-1$  (Taylor Series)**

$$x^i(t+T) = \sum_{j=i}^p x^j(t) \frac{T^{j-i}}{(j-i)!}$$

R. I. Ross, "Evaluating the Transient Response of a Network Function," *Proc. IEEE*, vol.55, pp. 615-616, May 1967



Copyright 2015 Teraspeed Labs

● 12

## Spread Sheet Details

Laplace Transform Numerator and Denominator Coefficients

	a6	a5	a4	a3	a2	a1	a0
a7	0	1					
b7	b6	b5	b4	b3	b2	b1	b0
1	0	1					

Copy for Paste

	a6	a5	a4	a3
1	1	-21	210	-1260
2	b6	b5	b4	b3
3	21	210	1260	4725

T-Step s  
Select 0.2617994

(a) Initialize

N	0	1	2	3	4	5	6	7	8	9	10
T^n/n!	1	0.2617994	0.0342695	0.002990575	0.000195733	1.02485E-05	4.47177E-07	1.67244E-08	5.47304E-10	1.59204E-11	4.16796E-13

Copy to Reset Sheet

(b) Extend thru N=26

(c) x(t+T) Taylor Series for new row

t	0	1	2	3	4	5	6	7	8	9	10
0	0.0000	1.000E+00	0.000E+00	-1.000E+00	0.000E+00	1.000E+00	0.000E+00	-1.000E+00	0.000E+00	1.000E+00	0.000E+00
0.2617994	0.2588	9.659E-01	-2.588E-01	-9.659E-01	2.588E-01	9.659E-01	-2.588E-01	-9.659E-01	2.588E-01	9.659E-01	-2.588E-01
0.5235988	0.5000	8.660E-01	-5.000E-01	-8.660E-01	5.000E-01	8.660E-01	-5.000E-01	-8.660E-01	5.000E-01	8.660E-01	-5.000E-01
0.7853982	0.7071	7.071E-01	-7.071E-01	-7.071E-01	7.071E-01	7.071E-01	-7.071E-01	-7.071E-01	7.071E-01	7.071E-01	-7.071E-01
1.0471976	0.8660	5.000E-01	-8.660E-01	-5.000E-01	8.660E-01	5.000E-01	-8.660E-01	-5.000E-01	8.660E-01	5.000E-01	-8.660E-01
1.3089969	0.9659	2.588E-01	-9.659E-01	-2.588E-01	9.659E-01	2.588E-01	-9.659E-01	-2.588E-01	9.659E-01	2.588E-01	-9.659E-01
1.5707963	1.0000	7.342E-16	-1.000E+00	-7.342E-16	1.000E+00	7.342E-16	-1.000E+00	-7.342E-16	1.000E+00	7.342E-16	-1.000E+00
1.8325957	0.9659	-2.588E-01	-9.659E-01	2.588E-01	9.659E-01	-2.588E-01	-9.659E-01	2.588E-01	9.659E-01	-2.588E-01	-9.659E-01
2.0943951	0.8660	-5.000E-01	-8.660E-01	5.000E-01	8.660E-01	-5.000E-01	-8.660E-01	5.000E-01	8.660E-01	-5.000E-01	-8.660E-01
2.3561945	0.7071	-7.071E-01	-7.071E-01	7.071E-01	7.071E-01	-7.071E-01	-7.071E-01	7.071E-01	7.071E-01	-7.071E-01	-7.071E-01
2.6179939	0.5000	-8.660E-01	-5.000E-01	8.660E-01	5.000E-01	-8.660E-01	-5.000E-01	8.660E-01	5.000E-01	-8.660E-01	-5.000E-01

Copyright 2015 Teraspeed Labs

## Accurate Time Response for

$$X(s) = 1/(s^2 + 1); x(t) = \sin(\pi t/12)$$

	X	Y	Z	AA	AB	AC
103	-1.05412673E-14	1.00000000E+00	1.05412673E-14	-1.00000000E+00	-1.05412673E-14	1.00000000E+00
104	2.58819045E-01	9.65925826E-01	-2.58819045E-01	-9.65925826E-01	2.58819045E-01	9.65925826E-01
105	5.00000000E-01	8.66025404E-01	-5.00000000E-01	-8.66025404E-01	5.00000000E-01	8.66025404E-01
106	7.07106781E-01	7.07106781E-01	-7.07106781E-01	-7.07106781E-01	7.07106781E-01	7.07106781E-01
107	8.66025404E-01	5.00000000E-01	-8.66025404E-01	-5.00000000E-01	8.66025404E-01	5.00000000E-01
108	9.65925826E-01	2.58819045E-01	-9.65925826E-01	-2.58819045E-01	9.65925826E-01	2.58819045E-01
109	1.00000000E+00	1.10769747E-14	-1.00000000E+00	-1.10769747E-14	1.00000000E+00	1.10769747E-14
110	9.65925826E-01	-2.58819045E-01	-9.65925826E-01	2.58819045E-01	9.65925826E-01	-2.58819045E-01
111	8.66025404E-01	-5.00000000E-01	-8.66025404E-01	5.00000000E-01	8.66025404E-01	-5.00000000E-01
112	7.07106781E-01	-7.07106781E-01	-7.07106781E-01	7.07106781E-01	7.07106781E-01	-7.07106781E-01
113	5.00000000E-01	-8.66025404E-01	-5.00000000E-01	8.66025404E-01	5.00000000E-01	-8.66025404E-01

Iterative calculation = exact response to 9 digits

- up to 101 data points
- up to the 26<sup>th</sup> derivative

(Table resolution increased to 9 digits to show accuracy)



Copyright 2015 Teraspeed Labs

14



## 5<sup>th</sup>-order Step Response

Laplace Transform Numerator and Denominator Coefficients							
a7	a6	a5	a4	a3	a2	a1	a0
0				-4	4		
b7	b6	b5	b4	b3	b2	b1	b0
1	6	13	12	4	0		

T-Step s  
Select

$$X(s) = 4(-s + 1)/[(s + 1)^2 (s + 2)^2 s] = (-4s + 4)/(s^5 + 6s^4 + 13s^3 + 12s^2 + 4s)$$

Laplace transform is normalized ( $b_7 = 1$ )

Left-shift the numerator and denominator coefficients

Step response means  $b_2$  is 0

Right-hand plane zero creates pre-shoot



Copyright 2015 Teraspeed Labs


● 15

## 5th-Order Step Response

Laplace Transform Numerator and Denominator Coefficients							
a7	a6	a5	a4	a3	a2	a1	a0
0				-4	4		
b7	b6	b5	b4	b3	b2	b1	b0
1	6	13	12	4	0		

T-Step s  
Select


Copy for Pasting							
a6	a5	a4	a3	a2	a1	a0	
1	-21	210	-1260	4725	-10395	10395	
b6	b5	b4	b3	b2	b1	b0	
21	210	1260	4725	10395	10395	0	



Copyright 2015 Teraspeed Labs

● 16

# Embedded with Constant-R Bridged T-Coil Calculations



Scaled Time (ns), L (nH), C (nF) with 3<sup>rd</sup> order Laplace Transform sheet



Closed-form equations inserted above Time Response

Copyright 2015 Teraspeed Labs

● 17

## Guidance

- Normalize coefficients (highest order denominator coefficient set to 1)
- Scale coefficients so that values are meaningful for time-steps between 0.01 and 1 (because of Taylor Series expansion)
- Left-shift the entries for lower-order functions
- Change time-step to zoom-in or zoom-out
- Get numerical values from spread sheet
- Copy and paste last row to extend spread sheet for more time rows (also adjust display range)



Copyright 2015 Teraspeed Labs

● 18

## Final Remarks

- Works with real, complex, multiple roots, pole-zero canceled roots, and right-hand plane zeros
- Response fast even though spread-sheet implementation is based on inefficient storage
- Recursive routine (slide 11) can be done in-place for better storage efficiency in other programming applications
- Display shows changes as coefficients are modified
- Display diverges if Laplace Transform close-form response diverges



Copyright 2015 Teraspeed Labs

• 19

## IBIS Summit Downloads and References

- [www.ibis.org/summits/nov15a/](http://www.ibis.org/summits/nov15a/)
  - [ross2.xls](#) (time-response utility)
  - [ross2.pdf](#) (this presentation for instructions, examples)
- [www.ibis.org/summits/may11/](http://www.ibis.org/summits/may11/)
  - [ross3.pdf](#), "Continuous and Discrete Modeling for IBIS-AMI" (gives theoretical background for both differential and difference equations)
  - [ross2.pdf](#), "T-Coils and Bridged-T Networks" (gives general T-coil derivations)



Copyright 2015 Teraspeed Labs

• 20