

Introduction of P2401

LSI-Package-Board Standard Format

Yoshinori Fukuba

Toshiba Semiconductor & Storage


JEITA EDA-TC Standardization Representative

LSI Package Board needs...

- ✦ Mutual Communication
- ✦ Design Consistency
- ✦ Shorten Development Time

Enabled by

LPB *New Standard format*



About LPB-WG



JEITA-JSIA Semiconductor board



Electronic Design Automation Technical Committee



LPB(LSI Package board) interoperable design process working group



http://www.jeita-edatc.com/wg_lpb/home/lpb-en.html

•Members

• LPB-WG + ex-LPB-WG

Toshiba, Fujitsu semiconductor, Renesas Electronics

Canon, Sony, Panasonic, Denso, Nokia

Fujitsu VLSI, Sony LSI, NEC System Technologies

Toppan NEC Circuit solutions

Zuken, Cadence Japan, Mentor Graphic Japan, StayShift(nimbic)


Fujitsu Advanced Technologies, Gem Design Technologies.

ANSYS, ANSYS Apache, ATE service(Sigrity) etc,



Issues


- Product development flow & EMC issues



Time consuming, re-design at all
=>development cost,
missing business window


Target to improve

- How to improve...



Challenge of EMC simulation in design

- To estimate simulation time which is allowed in each design steps




Allowable simulation times are different in the development stage.


What is the simulation time?

- definition

Simulation time =




Typical TAT





However...


- Actually ...




Challenge to reduce the time. But...



supplied by OR tech



3D view: Port definition




Test pulse excited at port 11

- Simulation time < 97sec / port ; Memory usage 680 MB
- 13 Million cells; grid: 15 μm < Δ < 200 μm
- Used CPU: Intel Xeon E5-2687W

Still...

- Not enough ...




Allowable Simulation time




Still ...IBIS simulation cannot be done at early stage.

What LPB is trying to achieved?




Reach to the target!

- Finally!




Design and Simulation

- LPB Standard format is also effective to shorten design process.



Design and Simulation

- LPB Standard format is also intended to shorten design process.




LPB Standard format


JEITA LPB-WG produce LPB Standard format.

Design environment to be constructed by 6 formats,

1. Project **M**anage (M-Format)
2. **N**etlist (N-Format)
3. **C**omponent (C-Format)
4. Design **R**ule (R-Format)
5. **G**eometry (G-Format)
6. Glossary



Exchange information in supply chain



LPB standard format reveal what the information necessary.
The required information must be shared and are provided in the supply chain.

LPB Community

<http://www.lpb-forum.com/>



- User/EDA/Suppliers community

LPB Forum

EDA vendors

CAD CAE

Develop
LPB interface

Users/Designers

Semiconductor
Electronics products

Implement
LPB design flow

Suppliers

Package, PWB, Passive,
Connectors, etc..

Deliver design rule
parametric data
With LPB format.

LPB Standard format

is promoted as for '**Forum Standard**'.

Exhibit

Release/Update

Feedback

- Seminar



- Standardization committee

sponsor



JEITA
EDA-TC/LPB-WG



International Standardization Plan

■ Standardization Plan

Approved project: P2401 LPB-WG

Target IEEE standard : 2015 Dec.

IEC dual logo : follows P2401

EDA vendors adoption

- More then 10 vendors already start to develop LPB interface.




- In addition,
Mentor/ Cadence/ Fujitsu advanced technologies are also member of standardization committee of LPB.

LPB Standard Format & Usage example

LPB Standard Format

Design environment to be constructed by 6 formats

1. Project **M**anage (M-Format)
2. **N**etlist (N-Format)
3. **C**omponent (C-Format)
4. Design **R**ule (R-Format)
5. **G**eometry (G-Format)
6. Glossary



LPB Standard Format Abstract

Format	Abstract	Benefit
Project Management (M-Format)	Manage the LPB files of the LSI, package and board. - Manage the history , revision and update of the files - JEITA original format using XML	Easy to Manage Design history Easy to understand Design Status Understanding The Latest Condition for Verification
Netlist (N-Format)	Connection of the parts - Netlist between LSI, Package and Board. - Verilog HDL format	Easy to Check Connection Between LSI-PKG-Board Enable to Simulate on Board Level
Component (C-Format)	Information of the parts that includes - Pin assignment - Design constraint - Design Status - JEITA original format using XML	Easy to Verify for Optimization of LPB Clarification of Constraint Condition
Design Rule (R-Format)	Rules of the components that includes - Design rule - Assembly rule - Characteristics of the material - JEITA original format using XML	Clarification of Design Rule in Advance Clarification of Verification Condition Easy to Set up for Verification
Geometry (G-Format)	Geometry of the Package and Board - XFL format	Efficient Use of Design Property Use as Reference Design Easy to convert Data


LPB Standard Format Abstract

Project Manage (M-Format)

Abstract

Manage the LPB files of the LSI, package and board.

- Manage the history , revision and update of the files
- JEITA original format using XML



Example

```
<include MFORMAT="MFMT_FKB48.xml" />
<include MFORMAT="MFMT_SOC_PKG.xml" />

<class comment="DDR MEMORY" >
  <CFORMAT file_name="CFMT_DDR.xml" />
  <RFORMAT file_name="RFMT_DDR.xml" />
  <NFORMAT file_name="NFMT_DDR.v" />
  <OtherFile file_name="DDRPowerModel.sp" />
</class>
```


LPB Standard Format Abstract

Netlist (N-Format)

Abstract

Connection of the parts

- Netlist between LSI, Package and Board.
- Verilog HDL format



Example

```
module JEITA_SAMPLE ( );
    wire [23:0] FKBDO ;
    wire [23:0] FKBDI ;
    wire VDD33 ; /* PG_NET */
    wire DGND ; /* PG_NET */

    FKB48 FKB48 ( .AIN(FKBDO), .AOUT(FKBDI) ) ;
    SOC_PKG SOC ( .FKBDO(FKBDO), .FKBDI(FKBDI) ) ;

endmodule
```


LPB Standard Format Abstract

Component (C-Format)

Abstract

Information of the parts that includes

- Pin assignment
- Design constraint
- Design Status
- JEITA original format using XML



Example

```
<module name="SOC_PKG" type="PKG" shape_id="PKG_BODY" >
  <socket name="SOC_PKG" >
    <port id="A5" x="-8500" y="12500" angle="0" name="FKBDO[5]" />
    <port id="A6" x="-7500" y="12500" angle="0" name="FKBDO[2]" />
    <constraint>
      <impedance group_name="FKB_DIN" type="single" min="40" typ="50" max="60"/>
      <delay group_name="FKB_DIN" min="100" typ="150" max="200" />
    </constraint>
  </socket>
</module>
```


LPB Standard Format Abstract

Design Rule (R-Format)

Abstract

Rules of the components

- Design rule
- Assembly rule
- Characteristics of the material
- JEITA original format using XML



Example


```
<material_def>
  <conductor material="COPPER" volume_resistivity="1.68e-8" />
  <dielectric material="FR-4" permittivity="4.5" tan_delta="0.035" />
</material_def>
<layer_def>
  <layer name="TOP_COND" type="conductor" thickness="0.030"
    conductor_material="COPPER" />
  <layer name="DIELECTRIC12" type="dielectric" thickness="0.100"
    dielectric_material="FR-4" />
</layer_def>
<spacing_def>
  <layer name="TOP_COND">
    <line_to_line space="0.050" />
  </layer>
</spacing_def>
```

LPB Standard Format Abstract

Geometry (G-Format)

Abstract


Geometry of the Package and Board
- XFL format




Example

```
shape 1 4 53.2 26.8 90 N
via 1 4 V020C060C085 54.55 20 0 N
via 2 3 B010C050C075C23 41 24.25 0 N
shape 1 11 35.5 29 0 N
via 1 2 B010C030C12 35.5 29 0 N
path 2 0.1 {
    41 24.25
    41.000000 24.750000
}
```

LPB Files Delivery



LPB sample files for test bench




Component	Details
SOC	New Design
DDR	generic parts
FKB48	generic parts
Power IC	generic parts
Xtal	generic parts
Passive	generic parts

(Based on LPB Standard Format Ver.2.1)

Golden Sample are provided as a test bench for implementation.

Reference flow using LPB standard format



To understand the function of the LPB standard format.

Growth of LPB files in design steps

C-Format

Header	header	Header
Global	unit	Defines the unit
	shape	Defines the shape
	pad sta	back
Module	socket	output ports of the module
	port	Defines the port shape name and locaion
	port group	Swappable Ports/Port groups
	power domain group	power domain of the signals
	swappable port/group	Defines the swappable ports/port groups
	frequency	frequency for the port
	constraint	Impedance, Delay, Skew
	specification	Defines the specification of the module
Component	reference	Defines the connection procedure between ports in socket section and ports in referenced file.
	placement	Defines the placement of the module

LPB files will grow every time you go through the process of the design.

Port ID, Coordinate, Port Name

Swappable Ports/Port groups


Impedance, Delay, Skew

Placement Information of the parts

[Example]

```
<placement ref_module="SOC" inst="SOC" x="400" y="-6500" />
<placement ref_module="DDR" inst="DDR0" x="37000" y="-3200" />
```


<Example> The growth of C-format



```
<port id="A3" x="-10500" y="12500" angle="0" />
<port id="A4" x="-9500" y="12500" angle="0" />
<port id="A5" x="-8500" y="12500" angle="0" />
<port id="A6" x="-7500" y="12500" angle="0" />
<port id="A7" x="-6500" y="12500" angle="0" />
<port id="A8" x="-5500" y="12500" angle="0" />
<port id="A9" x="-4500" y="12500" angle="0" />
```

Coordinate of port
only

PKG-C2



```
<port id="A3" x="-10500" y="12500" angle="0" />
<port id="A4" x="-9500" y="12500" angle="0" />
<port id="A5" x="-8500" y="12500" angle="0" />
<port id="A6" x="-7500" y="12500" angle="0" />
<port id="A7" x="-6500" y="12500" angle="0" />
<port id="A8" x="-5500" y="12500" angle="0" />
<port id="A9" x="-4500" y="12500" angle="0" />
```

Add Name of the port
by Board designer

PKG-C3

```
name="FKBDO[3]" direction="out" type="signal" />
name="FKBDO[0]" direction="out" type="signal" />
name="XTAL1" direction="inout" type="signal" />
```



Dispute?

Change the assignment
by Package designer


PKG-C4

```
<port id="A3" x="-10500" y="12500" angle="0" />
<port id="A4" x="-9500" y="12500" angle="0" />
<port id="A5" x="-8500" y="12500" angle="0" />
<port id="A6" x="-7500" y="12500" angle="0" />
<port id="A7" x="-6500" y="12500" angle="0" />
<port id="A8" x="-5500" y="12500" angle="0" />
<port id="A9" x="-4500" y="12500" angle="0" />
```

```
name="FKBDO[5]" direction="out" type="signal" />
name="FKBDO[2]" direction="out" type="signal" />
name="VDD_PLL" direction="inout" type="power" />
name="XTAL1" direction="inout" type="signal" />
```

LPB files grow and share the information each other.

<Example> The growth of C-format



LPB Standard Format **Summary**

Benefit of LPB format

- **Quick & Accurate design/simulation set up**
 - No more e-mail/phone call/meetings
 - Avoid human error; eliminate hand edit, version control
- **Feedback can be done from any parties, and instantly.**
 - For optimization/cost down/quality up feedback
- **Easy implementation**
 - Human readable, open format XML/Verilog-HDL
 - XML parser available.
 - Simple / light geometry format (G-format:XFL)

Join us!

Visit & Support

- Visit website “LPB format” “LPB forum”
- Please support International Standard IEEE SA P2401

Link Together by LPB standard format

