

Shivani Sharma, Tushar Malik, Taranjit Kukal

IBIS Asia Summit Shanghai, China Nov. 14, 2014



- Overview of Differential IBIS
- Description of test-case
- Flow used to create differential IBIS model
- Comparison: Pseudo-differential vs. True-Differential IBIS Serial-Link
- Conclusion



- Overview of Differential IBIS
- Description of test-case
- Flow used to create differential IBIS model
- Comparison: Pseudo-differential vs. True-Differential IBIS Serial-Link
- Conclusion



Overview of Differential IBIS

- Current approaches
 - Traditionally, differential buffer have been modeled as
 - Pseudo Differential buffer using two Single-ended IBIS models
 - Accuracy can suffer if there is substantial differential current which is the case with Serial Link analog buffers that has series elements between PADP and PADN
 - External Model approach: Call to buffer netlist
 - Netlist (IP) needs to be revealed
 - External Model approach: Call to S-parameter model
 - Rx buffer needs to be characterized as S-parameters



Overview of Differential IBIS

- Alternate approach
 - While S-parameter approach is best suited for analog buffers in serial links, we provide an alternate way to model it through standard IBIS tabular format with use of series elements to model differential current.
 - This extends the approach suggested in IBIS cookbook that suggests modeling of differential current using series Resistance.
 - Here we propose use of reactive elements (R/L/C) to model differential current.



- -Overview of Differential IBIS
- Description of test-case
- Flow used to create differential IBIS model
- Comparison: Pseudo-differential vs. True-Differential IBIS Serial-Link
- Conclusion



Description of test-case


- IBIS modeling of Serial Link RX IO
- 10Gbps Serial link
- 28nm technology node
- Typical process node
- Rx analog buffer had additional blocks for equalization that were modeled as AMI code
 - Frontend attenuation
 - VGA
 - CTLE
 - DFE
 - CDR



- Overview of Differential IBIS
- Description of test-case
- Flow used to create differential IBIS model
- Comparison: Pseudo-differential vs. True-Differential IBIS Serial-Link
- Conclusion



- True differential
- Setup for common mode and differential mode impedance extraction



- True differential


$$I _Diff = I_{AC}(V_{DC})$$

$$I _Comm = I_{AC}(V_{AC}) - I_{AC}(V_{DC})$$

- -I_Diff flows through series element between inverting and non-inverting pins
- -I_Comm flows only through common mode impedance



- True differential buffer with series element Zseries



- Differential and common mode impedance calculations

• Series Reactance =
$$X_{series} = \frac{V_{AC}}{\text{Im}(I \ Diff})$$

• Series Resistance=
$$R_{series} = \frac{V_{AC}}{\text{Re}(I \ Diff})$$

• Common mode Resistance= $R_a = \frac{V_{AC}}{\text{Re}(I _Comm)}$

• Common mode Reactance= $X_a = \frac{V_{AC}}{\text{Im}(I \ Comm)}$

- Differential and common mode impedance calculations

Depending on sign, reactance could be inductive or capacitive


 Impedance to be calculated at most likely operating frequency of buffer

For 10G serial link Rx buffer testcase

Series Model	R=220ohms	L=9.8nH
Common mode Model	R=80ohms	C=0.223pF



Common mode and differential currents



© 2014 Cadence DeRe (Jste Commonts reserved.

Re(I_Diff) cādence°

[Series Pin Mapping]

- IBIS model

```
Lpath
*****
[Model] Rpath
Model type Series
Polarity Non-Inverting
Enable Active-High
               typ min max
               0.0pF 0.0pF 0.0pF
 C comp
[Voltage Range] 1.0
                    R(min) R(max)
[R Series] 220
                     NA
                           NΔ
[Model] Lpath
Model type Series
Polarity Non-Inverting
Enable Active-High
                typ min max
                0.0pF 0.0pF 0.0pF
```

min

R(min)

[Voltage Range] 1.0

[L Series] 9.8nH

R(typ)

max

R(max)

Rpath

model name function table group

pin 2

 Parallel RL network present as Zseries, modeled using "Model_type Series"

- IBIS model

 Parallel RC network present as Zcomm, modeled using clamp I-V table and C_comp


```
[Model]
             Rx in
Model type Input
Vinl=1.5
Vinh=2.5
| variable
                                  typ
                                                            max
                                  0.223pF
C comp
                                               NA
                                                           NΑ
[Temperature Range]
                                   70
[Voltage range]
                                  3.3
                                                           NA
[POWER Clamp]
                          I(typ)
                                       I (min)
                                                    I (max)
   Voltage
  -3.3000e+00
                         20.6250e-03
                                                     NA
                        00.0000e-00
   0.0000e-00
                                                     NΔ
   3.3000e-00
                       -20.6250e-03
[GND Clamp]
| Voltage
                          I(typ)
                                       I(min)
                                                    I (max)
 -3.3000e+00
                      -20.6250e-03
                                                      NΑ
  0.0000e-00
                       00.0000e-00
                                        NA
                                                      NA
  3.3000e-00
                       20.6250e-03
                                                      NA
```

- -Overview of True Differential IBIS
- Description of test-case
- Flow used to create differential IBIS model
- Comparison: Pseudo-differential vs. True-Differential IBIS Serial-Link
- Conclusion




Comparison: Pseudo-differential vs. True-Differential IBIS simulations

- Serial Link Simulation Test-bench
 - 10Gbps
 - No Equalization
 - PRBS23
 - Tested on different channels



Channel 1

Frequency	Insertion Loss
5.15GHz	-5.861dB





Channel 2

		,	i - - -		
Frequency	Insertion Loss	,	i ! !		
5.1GHz	4.4.4.15	3 +			
J. 1GHZ	-4.14ub	3		 	
		4 +		 	
		-5 +			
	•	-6 +		 	
		-7 +	 	 	
		8	 	 	

2

Frequency (GHz)




10

Comparison: Pseudo-differential IBIS vs. True-Differential IBIS vs. Circuit simulations


Channel 1

Voltage (V)



Comparison: Pseudo-differential IBIS vs. True-Differential IBIS vs. Circuit simulations

Channel 2



pseudo-differential buffer IBIS simulation

- Overview of Differential IBIS
- Description of test-case
- Flow used to create differential IBIS model
- Comparison: Pseudo-differential vs. True-Differential IBIS Serial-Link
- Conclusion



Conclusion

- Extended "Series Model Approach" in Cookbook for IBIS Version 4.0 to model differential and common-mode impedances for SERDES analog buffer.
- True differential model provides much better accuracy than pseudo differential IBIS for channel simulations in terms of
 - Jitter and eye opening
 - Reflection losses



cādence®

