

## **WELCOME FROM MICHAEL MIRMAK, INTEL CORPORATION**

On behalf of the I/O Buffer Information Specification (IBIS) Committee, I would like to welcome you to this Asian IBIS Summit in Shanghai. This year marks our tenth anniversary of IBIS Summits in the People's Republic of China, and we are delighted to see the continued growth of interest in IBIS here.

IBIS itself recently celebrated the 15<sup>th</sup> year of being an international standard under the International Electrotechnical Commission (IEC). Our growth worldwide and our long history present us with challenges and opportunities. We are challenged daily in maintaining the stability of IBIS across versions while offering new features and supporting the latest technologies. You can see this most clearly in recent IBIS-AMI updates for advanced buffer designs as well as our work in improving IBIS support of modern interconnects..

Our greatest opportunity is the ability to hear from you, the IBIS community. Through these Summits and our conversations in teleconferences and document exchanges, we are able to understand your needs and work together to ensure IBIS meets them. We encourage you to provide feedback both on our specifications and on how we can interact with you better.

We are especially grateful to our sponsors Huawei Technologies, ANSYS, Intel Corporation, IO Methodology Inc., Keysight Technologies, Synopsys, Teledyne LeCroy, and ZTE Corporation for making this Summit possible.. We encourage you to express your thanks to them for their support of IBIS.

As always, we hope that you will find the presentations and discussions beneficial and enjoyable.

Sincerely,

马梦宽

Michael Mirmak  
Chair, IBIS Committee

## WELCOME FROM MICHAEL MIRMAK, INTEL CORPORATION

首先我仅代表 IBIS 委员会，欢迎您来到这次亚洲 IBIS 上海峰会。今年是我们 IBIS 上海峰会十周年，在这十年里我们很高兴地看到大家对 IBIS 的支持的持续增长。

IBIS 标准本身作为国际电子技术委员会 ( IEC ) 的国际标准之一已有 15 年了。我们在全球的增长和悠久的历史使我们面临机遇和挑战。我们在维持跨版本的稳定性和提供新功能，并支持最新的技术等方面，每天都在接受挑战。从最近的 IBIS-AMI 更新而成为先进的缓冲设计标准，以及在改善 IBIS 支持现代连接器件的工作中，您就可以最清楚地看到这一点。

我们最大的机遇是从你对 IBIS 的支持。通过这些技术峰会和我们在日常电话会议及文件的交流，我们能够理解您的需求。我们要共同努力，确保 IBIS 满足现代技术的要求。我们鼓励您提供对我们的标准规范以及我们如何能与您更好的互动等等问题的意见反馈。

在这里我们要特别感谢我们的赞助商华为技术，ANSYS，IO Methodology，Intel Corporation, Keysight 技术，Synopsys, Teledyne Lecroy 和 ZTE Corporation 公司使此次峰会成为可能。我们感谢他们的对 IBIS 支持。

与以往一样，我们希望你会发现这次峰会演讲和讨论是对大家有益的和愉快的。

此致

马梦宽

IBIS 委员会主席

## WELCOME FROM LI JINJUN, HUAWEI TECHNOLOGIES

Ladies and Gentlemen,

On behalf of Huawei Technologies, welcome to the tenth annual Asian IBIS Summit (China). I would like to express my appreciation to IBIS Open Forum and all the sponsors for co-organizing this event.

Since 2005, IBIS Asian Summit in China has been the top-level international conference in high speed digital design society in China. I am looking forward to work with IBIS members in China, and to expand our participations in the region.

Huawei has actively involved in all IBIS society's events. We hope to resolve high speed link issues with IBIS Open Forum, EDA vendors and IC vendors. Your comments and suggestions will be deeply appreciated!

Welcome all of you to Shanghai! Hope you will enjoy all the technical discussions and sharing throughout the meeting, and have a nice journey!

Thank you!  
Li Jinjun  
Huawei Technologies

各位专家，各位来宾：

我代表华为公司，欢迎大家来参加第 10 届亚洲 IBIS 技术研讨会，衷心地感谢 IBIS 协会组织本次会议。

自从 2005 年以来，IBIS 技术研讨会已经成为了中国高速设计领域的一次盛会。我很高兴有机会与 IBIS 协会一起促进和扩大在该领域的分享。

华为积极参与各项 IBIS 活动，希望与 IBIS 协会、EDA 软件、芯片公司一道来共同解决许多高速链路设计上的挑战，欢迎大家会上讨论和建议。

欢迎 IBIS 专家来到上海，希望你们能够喜欢所有的技术讨论和会议分享，度过美好一天。

谢谢大家  
华为公司 厉进军



## AGENDA AND ORDER OF THE PRESENTATIONS

(The actual agenda might be modified)

---

### I B I S S U M M I T M E E T I N G A G E N D A

8:15	SIGN IN - Vendor Tables Open at 8:30	
8:45	<b>Welcome</b> - Li, JinJun (Huawei Technologies, China) - Mirmak, Michael (Chair, IBIS Open Forum, Intel Corporation, USA)	
9:00	<b>Activities and Direction of IBIS</b> . . . . . Mirmak, Michael (Intel Corporation, USA)	7
9:35	<b>Handling of Overclocking Caused by Delay in Waveform Tables</b> . . . . . Biernacki, Radek*; Yan, Ming*; Wolff, Randy**; Butterfield, Justin** (*Keysight Technologies, **Micron Technology, USA)	14
9:55	<b>An Effective Solution to Simulate Composite Current When Over-clocking</b> . . . . . Chen, XueFeng (Synopsys, China)	22
10:25	BREAK (Refreshments and Vendor Tables)	
10:45	<b>True Differential IBIS Model for SerDes Analog Buffer</b> . . . . . Sharma, Shivani; Malik, Tushar; Kukal, Taranjit (Cadence Design Systems, India)	31
11:20	<b>Best Practices for High-Speed Serial Link Simulation</b> . . . . . Hou, MingGang (ANSYS, China)	44
12:00	FREE BUFFET LUNCH (Hosted by Sponsors) - Vendor Tables	

## AGENDA AND ORDER OF THE PRESENTATIONS (Continued)

13:30	<b>Connector Via Footprint Optimization for 25Gbps Channel Design . . .</b>	<b>70</b>
	Dai, WenLiang; Su, ZhouXiang (Xpeedic Technology, China)	
14:00	<b>Using IBIS-AMI Model for 25Gbps Retimer Simulation . . . . .</b>	<b>77</b>
	Wei, MaoXian; Yin, ChangGang; Zhu, ShunLin (ZTE Corporation, China)	
14:30	<b>IBIS AMI Validation . . . . .</b>	<b>87</b>
	Mahmod, Zilwan; Ekholm, Anders (Ericsson, Sweden)	
15:00	BREAK (Refreshments and Vendor Tables)	
15:20	<b>Signing IBIS Model Against DDR4 Spec . . . . .</b>	<b>95</b>
	Malik, Tushar; Kukal, Taranjit (Cadence Design Systems, India)	
15:55	<b>Corner Considerations . . . . .</b>	<b>108</b>
	Ross, Bob (Teraspeed Labs, USA)	
16:30	Ad Hoc Presentations and Discussion	
17:20	CONCLUDING ITEMS	
17:30	END OF IBIS SUMMIT MEETING	

---

## Activities and Direction of IBIS



Michael Mirmak  
Intel Corp.  
Chair, IBIS Open Forum

Asian IBIS Summit  
Shanghai, People's Republic of  
China  
Nov. 14, 2014

<http://www.eda.org/ibis/>

## Agenda

- IBIS Today
  - Documents and Support Services
  
- Upcoming Changes in IBIS
  - Major Approved BIRDs
  
- Work for the Future

## IBIS TODAY

2014 Asian IBIS Summit

3

## IBIS Today


- IBIS 6.0 was approved Sept. 2013
  - <http://www.eda.org/ibis/ver6.0/>
  - Expands IBIS-AMI jitter support
  - Adds IBIS-AMI repeater support
  
- IBISCHK6 parser released June 2014
  - Available free: <http://www.eda.org/ibis/ibischk6>
  - Source code available for licensed purchase
  - Current “bugs” listed at <http://www.eda.org/ibis/bugs/ibischk/>

2014 Asian IBIS Summit

4

## New Support Features

- IBISCHK6 Parser User's Guide
  - From the IBIS Quality Task Group
  - [http://www.eda.org/ibis/ibischk6/ibischk\\_6.0.0\\_UserGuide\\_wip1.pdf](http://www.eda.org/ibis/ibischk6/ibischk_6.0.0_UserGuide_wip1.pdf)
  - Lists usage, plus every Note, Caution, Error and Warning message
  - Explains the extent of the parser's checks




2014 Asian IBIS Summit

5

## Model Review Service

- The IBIS Open Forum has supported review of IBIS models for many years
  - Independent review by volunteer EDA experts, with separate reports provided individually to the submitter
- Recently expanded to cover IBIS-AMI
- Visit <http://www.eda.org/ibis/support/> for details



**IBIS-AMI Model Review Service**

The IBIS Open Forum offers an IBIS-AMI model review service for semiconductor vendors producing IBIS-AMI models. The service is not available to model users. The purpose is to validate that the IBIS-AMI models are constructed properly and function correctly with several EDA tools supporting IBIS-AMI (some of which may support different features).

2014 Asian IBIS Summit

6

## UPCOMING CHANGES

2014 Asian IBIS Summit

7

### Changes After IBIS 6.0

- ❑ BIRD: Buffer Issue Resolution Document
  - A change to the IBIS specification that is not yet part of an IBIS version
- ❑ Up to today, three approved BIRDs make major changes
- ❑ Five other approved BIRDs make clarifications or corrections
- ❑ See <http://www.eda.org/ibis/birds/>

2014 Asian IBIS Summit

8

## Major Approved BIRDs

- BIRD155.2: AMI Dependent Parameters
  - Allows AMI parameters to depend on the state of other parameters
- BIRD168.1: ...Overclocking Caused by Delay in Waveform Tables
  - Unifies amount of delay that can be removed from V-t and I-t tables
- BIRD173: Package RLC Matrix Diagonals
  - Increases package model data checking

2014 Asian IBIS Summit

9

## WORK FOR THE FUTURE

2014 Asian IBIS Summit

10

## BIRDS Under Development

- 11 BIRDS have been proposed but not approved
- Major areas covered include
  - Backchannel Adaptation for Equalization
  - Expanded Package Capabilities
  - Touchstone for AMI Analog Buffer Models
  - Parameter Passing for External Circuits
- The Advanced Technology Task Group and the Interconnect Task Group are discussing these

Visit <http://www.eda.org/ibis/subcommittee/>  
to review BIRD development progress and contribute

2014 Asian IBIS Summit

11

## Organizational Changes

- A major revision of the IBIS Open Forum basic policies and procedures is underway
- Changes to the IBIS Open Forum “Charter” will allow for greater involvement in votes and officer elections by Membership Companies worldwide

The IBIS Open Forum would like to encourage more international participation and involvement, including those elected to IBIS Board offices

2014 Asian IBIS Summit

12

## Request for Feedback

- ❑ How can IBIS standards be more useful?
  - What features would help you most?
- ❑ How can the IBIS Open Forum keep you better informed?
  - More frequent web updates?
  - More frequent e-mail information?
  - Increased use of social media?
  - More Summits?

Your feedback is critical to the development and improvement of IBIS standards!

2014 Asian IBIS Summit

13

**Q/A**

2014 Asian IBIS Summit

14



KEYSIGHT  
TECHNOLOGIES

Unlocking Measurement Insights for 75 Years



Micron®

## Handling of Overclocking Caused by Delay in Waveform Tables

Radek Biernacki and Ming Yan, Keysight Technologies  
Randy Wolff and Justin Butterfield, Micron Technology

IBIS Summit  
Shanghai, PRC, November 14, 2014  
(presented by Tao Zhang, Keysight Technologies)

1



KEYSIGHT  
TECHNOLOGIES



Micron®

### What is Overclocking

- A trigger event happens during transition from the low/high state to the high/low state
- The trigger event initiates transition in the opposite direction
- Interrupted transitions are **NOT** the intended operation
- The IBIS specification does not provide any means to determine buffer behavior upon interrupted transitions

Handling of Overclocking Caused by Delay in Waveform Tables

Page 2

IBIS Summit, Shanghai, PRC  
November 14, 2014

**KEYSIGHT TECHNOLOGIES** **Micron**

## True Overclocking

• Not discussed here – we are not trying to impose any restrictions or interpretation of true overclocking



Handling of Overclocking Caused by Delay in Waveform Tables Page 3 IBIS Summit, Shanghai, PRC November 14, 2014

**KEYSIGHT TECHNOLOGIES** **Micron**

## Power Aware IBIS Models

- Two types of waveform tables are used: the classic voltage tables and the (composite) current tables
- The driver voltage transition may be significantly delayed with respect to the pre-driver current
- The two waveform tables need to be recorded in the IBIS file using the same absolute time scale and be time aligned
- The driver voltage transition may be valid for faster bit rates than those corresponding to the overall time span of the combined waveform tables

Handling of Overclocking Caused by Delay in Waveform Tables Page 4 IBIS Summit, Shanghai, PRC November 14, 2014





## What EDA Platforms Do About It

- Several ways to address it
  - The user can specify the amount of initial delay to ignore
  - Automatically detect the amount of initial delay to ignore
  - Do nothing (no special “windowing” applied)
- Neither of the approaches is correct nor desired
  - Potentially inconsistent simulation results, or
  - Declared “overclocked” operation



## Who the Decision Belongs To

**ONLY THE MODEL MAKER  
KNOWS THE EXACT  
AMOUNT OF DELAY TO REMOVE**

**KEYSIGHT TECHNOLOGIES** **Micron**

## IBIS BIRD 168.1 – “Handling of Overclocking Caused by Delay in Waveform Data”

- Approved for the next version of the IBIS spec (after 6.0)
- Proposes a new keyword under the [Model] keyword  
[Initial\_Delay]
- The new keyword is optional
- One or two sub-parameters can be specified  
V-T and/or I-T

<http://www.eda-stds.org/ibis/birds/bird168.1.docx>

Handling of Overclocking Caused by Delay in Waveform Tables Page 9 IBIS Summit, Shanghai, PRC November 14, 2014

**KEYSIGHT TECHNOLOGIES** **Micron**

## Example of V-T Sub-parameter Data


Max corner initial delay = 140ps  
Typ corner initial delay = 155ps  
Min corner initial delay = 190ps

- The same value of the initial delay specified for V-T sub-parameter applies to all voltage tables in the [Model]

Handling of Overclocking Caused by Delay in Waveform Tables Page 10 IBIS Summit, Shanghai, PRC November 14, 2014

**KEYSIGHT TECHNOLOGIES** **Micron**

### Example of I-T Sub-parameter Data



Min/Typ/Max corner  
initial delay = 5ps

- The same value specified for I-T sub-parameter applies to all current tables in the [Model]

Handling of Overclocking Caused by Delay in Waveform Tables Page 11 IBIS Summit, Shanghai, PRC November 14, 2014

**KEYSIGHT TECHNOLOGIES** **Micron**

### How the Initial\_Delay Values are Applied

- The initial delay value is first removed (subtracted) from the time values in the first column of the corresponding tables
- The same value is used to delay the trigger events which activate any of the corresponding tables
- This shortens the transition times accordingly, allowing higher bit rate signals to be properly simulated
- Following the specified initial delay values will make the simulation results consistent across all EDA platforms

Handling of Overclocking Caused by Delay in Waveform Tables Page 12 IBIS Summit, Shanghai, PRC November 14, 2014




## Example of Specifying Initial Delay in an IBIS File

[Model]

```
[Initial Delay] | This keyword specifies removable delay(s)
| time table      typ          min          max
V-T              0.20e-9      0.22e-9      0.18e-9
I-T              0.05e-9      NA           NA
```

- Up to three columns with three IBIS corner values


Handling of Overclocking Caused by Delay in Waveform Tables
Page 13
IBIS Summit, Shanghai, PRC  
November 14, 2014




## Example: LPDDR4 3200Mbps


- UI = 312.5ps
- Duration of the waveform tables = 920ps

Multiple Triggers



IBIS  
Spice

Single Trigger




Handling of Overclocking Caused by Delay in Waveform Tables
Page 14
IBIS Summit, Shanghai, PRC  
November 14, 2014



## Summary

- A new keyword will be added to the next version of the IBIS spec
- It will unify the way the initial delay is handled, making the simulation results consistent across different EDA tools
- It adds complexity to the triggering algorithms inside of the EDA simulator tools for the benefit of the IBIS model users



**SYNOPSYS**  
Accelerating Innovation


## An Effective Solution to Simulate Composite Current When Over-clocking

Xuefeng Chen  
Asian IBIS Summit Meeting  
Shanghai, China  
Nov. 14, 2014


## Outline

- Composite current simulation introduction
- Over-clocking introduction
- Accuracy issue with over-clocking
- Test superposition idea with  $R_{\text{fixture}}$  &  $V_{\text{fixture}}$
- The solution of composite current simulation when over-clocking
- Accuracy test of over-clocking by the new method
- Summary

## Composite Current Simulation Introduction



(Figure 1)



(Figure 2)


- Power integrity problem.
- Composite current means power terminal current of  $I(VDDQ)$  in figure 1.
- IT waveform looks like in figure 2.
- IBIS models (before 5.0) can get accurate simulation of voltage waveform at die pad, even for over-clocking situation. But it can't get an accurate result of  $I(VDDQ)$
- IBIS5.0 model provides [composite current] data to simulate  $I(VDDQ)$  accurately.
- This presentation will describe one detailed effective method to simulate  $I(VDDQ)$  with [Composite Current] data, for over-clocking situation.

© 2014 Synopsys, Inc. All rights reserved. 3

SYNOPSYS Accelerating Innovation

## Over-clocking Introduction

- **Over-clocking:**  
Next transition is triggered before current transition finishes.
- **Transistor level buffer VT behavior for over-clocking:**  
This transition will continue with a delay time, and then start new transition.  
(Refer : <http://www.vhdl.org/pub/ibis/summits/jun03b/muranyi2.pdf>)




- With this observation, IBIS buffer works good for output voltage waveform.

© 2014 Synopsys, Inc. All rights reserved. 4

SYNOPSYS Accelerating Innovation

## An Example of IBIS 5.0 model




© 2014 Synopsys, Inc. All rights reserved. 5


**SYNOPSYS** Accelerating Innovation

## IBIS5.0 Accuracy without Over-Clocking

- Load the IBIS model with PKG, T line and voltage source
- IBIS5.0 model shows good accuracy by comparison with HSPICE transistor level model!



V(pad) waveform comparison




I(vddq) waveform comparison

© 2014 Synopsys, Inc. All rights reserved. 6


**SYNOPSYS** Accelerating Innovation

## IBIS5.0 Accuracy with Over-Clocking


- With the same loading, IBIS5.0 model still shows good accuracy for output voltage.
- But the accuracy of I(VDDQ) may be bad, especially when serious over-clocking happens !




V(pad) comparison when over-clocking happens.



V(pad) comparison when **serious** over-clocking happens.



I(vddq) comparison when over-clocking happens.



I(vddq) comparison when **serious** over-clocking happens.

© 2014 Synopsys, Inc. All rights reserved. 7

SYNOPSYS Accelerating Innovation

## Test Superposition Idea with R\_fixture & V\_fixture

- To simplify the test, make both IBIS buffer and HSPICE transistor level buffer loaded with R\_fixture and V\_fixture from VT waveforms.
- For composite current simulation when over-clocking happens, the currents of last transition and this transition works together.
- A natural idea is to make a superposition of [Composite Current] at the overlap time span.

© 2014 Synopsys, Inc. All rights reserved. 8

SYNOPSYS Accelerating Innovation


## Test Result 1

- Load the IBIS buffer with  $V_{\text{fixture}}=1.5\text{v}$   $R_{\text{fixture}}=50\text{ohm}$
- Input: rising edge and then falling edge.

Rising and falling [Composite Current] in IBIS model:



- Comparison of superposition result and golden: **It's good match!**



© 2014 Synopsys, Inc. All rights reserved. 9

SYNOPSYS Accelerating Innovation


## Test Result 2

- Load the IBIS buffer with  $V_{\text{fixture}}=0\text{v}$   $R_{\text{fixture}}=50\text{ohm}$
- Input: rising edge and then falling edge

Rising and falling [Composite Current] in IBIS model:



- Comparison of superposition result and golden: **It's bad match!**



© 2014 Synopsys, Inc. All rights reserved. 10

SYNOPSYS Accelerating Innovation

## Refine Superposition

- When doing superposition of the rising and falling [Composite Current] in overlap time span, do not add the currents directly.
- Instead, modify the falling [Composite Current] happening later by  $I(T) = I(T) - I(0)$
- And then do superposition with the new IT.



© 2014 Synopsys, Inc. All rights reserved. 11

SYNOPSYS Accelerating Innovation


## Test Result 3(refined superposition)

- Load the IBIS buffer with V\_fixture=0v R\_fixture=50ohm
- Input: rising edge and then falling edge

Rising and falling [Composite Current] in IBIS model:




- Comparison of superposition result and golden: Now It's good match!



© 2014 Synopsys, Inc. All rights reserved. 12

SYNOPSYS Accelerating Innovation

## All Test Results (refined superposition)




## The Solution of Composite Current Simulation when Over-Clocking

- When over-clocking happens, construct superposition waveform of rising IT and falling IT (or falling IT and rising IT) for different R<sub>fix</sub> and V<sub>fix</sub>. For happening later falling IT (or rising IT), we should do  $I(T) = I(T) - I(0)$  before superposition step.
- Use the constructed IT waveforms to simulate current of I(VDDQ).

## Accuracy Test of Over-Clocking by the Method

- Load the test case with PKG, T line and voltage source.
- Now, with the new method, IBIS5.0 model show good accuracy of I(VDDQ) even when serious over-clocking happens!




© 2014 Synopsys, Inc. All rights reserved. 15

SYNOPSYS Accelerating Innovation

## Accuracy Test of Over-Clocking by the Method (Cont.)

Check the output voltage waveform at die pad with the method:  
Accuracy is still good!



© 2014 Synopsys, Inc. All rights reserved. 16


SYNOPSYS Accelerating Innovation

## Summary

- Discussed about accuracy problem due to over-clocking in IBIS 5.0 models.
- Proposed a novel superposition method for [Composite Current] of IBIS 5.0 to solve the problem.
- The new method is tested and validated under over-clocking with multiple load conditions.
  - ✓ obtained accurate results of  $I(VDDQ)$  when loaded with  $R_{\text{fixture}}$  &  $V_{\text{fixture}}$ .
  - ✓ obtained accurate results when buffer is loaded with practical loadings.
  - ✓ obtained very good result of the voltage output at die pad as before.

# Thank You

**SYNOPSYS**<sup>®</sup>  
Accelerating Innovation





**True Differential IBIS model for SerDes  
Analog Buffer**

Shivani Sharma, Tushar Malik, Taranjit Kukal

IBIS Asia Summit  
Shanghai, China  
Nov. 14, 2014

**cādence**

## Agenda

- Overview of Differential IBIS
- Description of test-case
- Flow used to create differential IBIS model
- Comparison: Pseudo-differential vs. True-Differential IBIS Serial-Link
- Conclusion

## Agenda

- Overview of Differential IBIS
- Description of test-case
- Flow used to create differential IBIS model
- Comparison: Pseudo-differential vs. True-Differential IBIS Serial-Link
- Conclusion

3 © 2014 Cadence Design Systems, Inc. All rights reserved.

**cadence**

## Overview of Differential IBIS

### - Current approaches

- Traditionally, differential buffer have been modeled as
  - Pseudo Differential buffer using two Single-ended IBIS models
    - Accuracy can suffer if there is substantial differential current which is the case with Serial Link analog buffers that has series elements between PADP and PADN
  - External Model approach: Call to buffer netlist
    - Netlist (IP) needs to be revealed
  - External Model approach: Call to S-parameter model
    - Rx buffer needs to be characterized as S-parameters

4 © 2014 Cadence Design Systems, Inc. All rights reserved.

**cadence**

## Overview of Differential IBIS

### - Alternate approach

- While S-parameter approach is best suited for analog buffers in serial links, we provide an alternate way to model it through standard IBIS tabular format with use of series elements to model differential current.
- This extends the approach suggested in IBIS cookbook that suggests modeling of differential current using series Resistance.
  - Here we propose use of reactive elements (R/L/C) to model differential current.

5 © 2014 Cadence Design Systems, Inc. All rights reserved.

**cadence**

## Agenda

- Overview of Differential IBIS
- **Description of test-case**
- Flow used to create differential IBIS model
- Comparison: Pseudo-differential vs. True-Differential IBIS Serial-Link
- Conclusion

6 © 2014 Cadence Design Systems, Inc. All rights reserved.

**cadence**

## Description of test-case - IBIS modeling of Serial Link RX IO

- 10Gbps Serial link
- 28nm technology node
- Typical process node
- Rx analog buffer had additional blocks for equalization that were modeled as AMI code
  - Frontend attenuation
  - VGA
  - CTLE
  - DFE
  - CDR

7 © 2014 Cadence Design Systems, Inc. All rights reserved.

**cadence**

## Agenda


- Overview of Differential IBIS
- Description of test-case
- **Flow used to create differential IBIS model**
- Comparison: Pseudo-differential vs. True-Differential IBIS Serial-Link
- Conclusion

8 © 2014 Cadence Design Systems, Inc. All rights reserved.

**cadence**

## Flow used to create differential IBIS model - True differential

- Setup for common mode and differential mode impedance extraction



9 © 2014 Cadence Design Systems, Inc. All rights reserved.

cadence

## Flow used to create differential IBIS model - True differential

$$I_{Diff} = I_{AC}(V_{DC})$$



$$I_{Comm} = I_{AC}(V_{AC}) - I_{AC}(V_{DC})$$

-I<sub>Diff</sub> flows through series element between inverting and non-inverting pins

-I<sub>Comm</sub> flows only through common mode impedance

10 © 2014 Cadence Design Systems, Inc. All rights reserved.

cadence



## Flow used to create differential IBIS model

- Differential and common mode impedance calculations


- Depending on sign, reactance could be inductive or capacitive
- Impedance to be calculated at most likely operating frequency of buffer
- For 10G serial link Rx buffer testcase

Series Model	R=220ohms	L=9.8nH
Common mode Model	R=80ohms	C=0.223pF

13 © 2014 Cadence Design Systems, Inc. All rights reserved.

cadence™

## Common mode and differential currents



cadence™

## Flow used to create differential IBIS model

### - IBIS model

- Parallel RL network present as Zseries, modeled using "Model\_type Series"

```

|*****
|*****
[Series Pin Mapping]  pin_2  model_name  function_table_group
4                    5|_         Rpath
4                    5         Lpath
|*****
|*****
[Model] Rpath
Model_type Series
Polarity Non-Inverting
Enable Active-High
|
|      typ  min  max
| C_comp  0.0pF 0.0pF 0.0pF
|
|      typ  min  max
| [Voltage Range] 1.0  NA  NA
|*****
|      R(typ)  R(min)  R(max)
|[R Series]  220  NA  NA
|*****
|*****
[Model] Lpath
Model_type Series
Polarity Non-Inverting
Enable Active-High
|
|      typ  min  max
| C_comp  0.0pF 0.0pF 0.0pF
|
|      typ  min  max
|[Voltage Range] 1.0  NA  NA
|*****
|*****
|      R(typ)  R(min)  R(max)
|[L Series]  9.8nH  NA  NA
|*****

```

15 © 2014 Cadence Design Systems, Inc. All rights reserved.



## Flow used to create differential IBIS model

### - IBIS model

- Parallel RC network present as Zcomm, modeled using clamp I-V table and C\_comp

```

[Model] Rx_in
Model_type Input
Vinl=1.5
Vinh=2.5
|
| variable          typ      min      max
| C_comp            0.223pF  NA      NA
|[Temperature Range] 70      NA      NA
|[Voltage range]    3.3      NA      NA
|*****
|[POWER Clamp]
| Voltage          I (typ)  I (min)  I (max)
|
|-3.3000e+00      20.6250e-03  NA      NA
| 0.0000e-00      00.0000e-00  NA      NA
| 3.3000e-00      -20.6250e-03  NA      NA
|*****
|[GND Clamp]
| Voltage          I (typ)  I (min)  I (max)
|
|-3.3000e+00      -20.6250e-03  NA      NA
| 0.0000e-00      00.0000e-00  NA      NA
| 3.3000e-00      20.6250e-03  NA      NA
|*****

```

16 © 2014 Cadence Design Systems, Inc. All rights reserved.



## Agenda


- Overview of True Differential IBIS
- Description of test-case
- Flow used to create differential IBIS model
- Comparison: Pseudo-differential vs. True-Differential IBIS Serial-Link
- Conclusion

17 © 2014 Cadence Design Systems, Inc. All rights reserved.

cadence™

## Comparison: Pseudo-differential vs. True-Differential IBIS simulations


- Serial Link Simulation Test-bench
  - 10Gbps
  - No Equalization
  - PRBS23
  - Tested on different channels



18 © 2014 Cadence Design Systems, Inc. All rights reserved.

Eye is seen here cadence™


## Channel 1



19 © 2014 Cadence Design Systems, Inc. All rights reserved.

cadence™

## Channel 2




20 © 2014 Cadence Design Systems, Inc. All rights reserved.

cadence™

## Comparison: Pseudo-differential IBIS vs. True-Differential IBIS vs. Circuit simulations

- Channel 1




21 ©

nce™

## Comparison: Pseudo-differential IBIS vs. True-Differential IBIS vs. Circuit simulations

- Channel 2



22 ©

nce™

## Agenda

- Overview of Differential IBIS
- Description of test-case
- Flow used to create differential IBIS model
- Comparison: Pseudo-differential vs. True-Differential IBIS Serial-Link
- Conclusion

23 © 2014 Cadence Design Systems, Inc. All rights reserved.

**cadence**

## Conclusion

- Extended “Series Model Approach” in Cookbook for IBIS Version 4.0 to model differential and common-mode impedances for SERDES analog buffer.
- True differential model provides much better accuracy than pseudo differential IBIS for channel simulations in terms of
  - Jitter and eye opening
  - Reflection losses

24 © 2014 Cadence Design Systems, Inc. All rights reserved.

**cadence**

**cādence**<sup>®</sup>

25 © 2014 Cadence Design Systems, Inc. All rights reserved.

**cādence**<sup>®</sup>

**ANSYS** Realize Your Product Promise™

## Best Practices for High-Speed Serial Link Simulation



Fluid Dynamics    Structural Mechanics    Electromagnetics    Systems and Multiphysics

<p><b>Asian IBIS Summit</b> <b>Shanghai, China</b> <b>November 14, 2014</b></p>	<p><b>侯明刚</b> <b>minggang.hou@ansys.com</b> <b>ANSYS China</b></p>
---	--

**ANSYS** Background

- High speed serial design becoming very common
- Increased reliance on s-parameter models in circuit simulation
- S-parameters can have subtle (and often not subtle) problems in simulation
- How can we best discover or avoid these issues before circuit simulation?

© 2014 ANSYS, Inc. 2

**ANSYS**

## Agenda

- Bandwidth
- Sampling Rate
- Model Concatenation
- Passivity
- Causality

© 2014 ANSYS, Inc. 3

**ANSYS**



## Data Bandwidth

*“What is the appropriate bandwidth for a given model?”*

© 2014 ANSYS, Inc. 4

**ANSYS** Data Bandwidth


- Always have a realistic DC point
- Maximum frequency dependent on application
- Rule of thumb
  - $F_{max} = .35/trise$

© 2014 ANSYS, Inc. 5

**ANSYS** Max Frequency Study

- Set up test circuit
  - 10Gb/s data rate
  - 10ps rise/fall time
  - 750 mm stripline model
  - Sweep  $F_{max}$  from 5 to 50GHz, 10MHz step



© 2014 ANSYS, Inc. 6

**ANSYS** Max Frequency Test

- QuickEye analysis
  - Convolution based fast transient
  - PRBS15 pattern
- VerifEye analysis
  - Statistical eye analysis
- Both take advantage of LTI assumption
  - Characterize linear channel with step response

© 2014 ANSYS, Inc. 7

**ANSYS** Max Frequency Sweep: Step Responses

Step Responses

Y1 [mV]

1000.00  
750.00  
500.00  
250.00  
0.00  
-250.00  
-500.00  
-750.00  
-1000.00

0.00 2.50 5.00 7.50 10.00 12.50 15.00 17.50 20.00 22.50



InitialTime [ns]



Curve Info



- Rise-<AEYEPROBE(50gig)> QuickEyeAnalysis
- Rise-<AEYEPROBE(45gig)> QuickEyeAnalysis
- Rise-<AEYEPROBE(40gig)> QuickEyeAnalysis
- Rise-<AEYEPROBE(36gig)> QuickEyeAnalysis
- Rise-<AEYEPROBE(30gig)> QuickEyeAnalysis
- Rise-<AEYEPROBE(25gig)> QuickEyeAnalysis
- Rise-<AEYEPROBE(20gig)> QuickEyeAnalysis
- Rise-<AEYEPROBE(16gig)> QuickEyeAnalysis
- Rise-<AEYEPROBE(10gig)> QuickEyeAnalysis
- Rise-<AEYEPROBE(5gig)> QuickEyeAnalysis



Aside from 5GHz model, results look similar for most, at least when zoomed out.


© 2014 ANSYS, Inc. 8











### Frequency Step

*“Why do I care about low frequency data for a SERDES application? Doesn’t encoding take care of that?”*

© 2014 ANSYS, Inc. 18

**ANSYS**

## Frequency Step

- Tendency to focus on bandwidth and max frequency
- Remember to check if there is enough low frequency data in the model
  - Low frequency info required in order to reconstruct the propagation delay in the model
  - Remember Nyquist:
    - $T_s = .5 / F_{max}$
    - $F_s = .5 / T_{max}$

© 2014 ANSYS, Inc. 19

**ANSYS**

## Nyquist and Sampling

- Traditionally taught as the time domain sample rate required to achieve a certain frequency domain bandwidth

$T_s$

$T_s = .5 / F_{max}$

$F_{max}$

© 2014 ANSYS, Inc. 20

**ANSYS** Nyquist and Sampling

- Given that frequency and time are duals of each other, there is a frequency domain sample rate requirement for reconstructing time delay


$F_s = .5 / T_{max}$

© 2014 ANSYS, Inc. 21

**ANSYS** Test Channel for Sampling Experiment

- Step Source
- 750mm transmission line s-parameters
- Original data 0 to 50GHz, 10MHz step
- Resample at greater frequency step sizes

© 2014 ANSYS, Inc. 22



**ANSYS** Frequency Step Guidelines

- When considering your frequency step size, determine the actual delay time you need to capture
- Depending on terminations, you may need to account for multiple reflections
- Essentially the settling time for the step response of the model is the  $t_{max}$  that should dictate the sample rate

© 2014 ANSYS, Inc. 24

**ANSYS** Frequency Step Guidelines

- Rule of thumb
  - 3x time of flight
  - This allows for a reflection at the far end to make an additional round trip to the near end and back

© 2014 ANSYS, Inc. 25

**ANSYS** Model Concatenation

*“Do I have to do this for every single model if I need to make a single set of s-parameters for my whole channel?”*

© 2014 ANSYS, Inc. 26

**ANSYS** Model Concatenation

- Sometimes there is the need to concatenate part or all of a channel into a single s-parameter model
- The step size in the new model is governed by the overall delay you need to capture
- This will require you to oversample each of the individual blocks in order to get the overall delay right


© 2014 ANSYS, Inc. 27

**ANSYS** Model Concatenation

The diagram illustrates a signal path through several components: a Microstrip Model, an HFSS Via Model, a Stripline Model, a Cable Model, another Stripline Model, another HFSS Via Model, and a final Microstrip Model. Each component is represented by a block with input and output ports. The ports are labeled S1,P, S1,N, S2,P, and S2,N. A load resistor RL is connected to the output of the final Microstrip Model. The diagram shows how these individual models are concatenated into a single system.

- Max frequency still dependant on rise time
- You can use the same 3x time of flight rule
- Better yet, look at the step response of the circuit for a more accurate view of the settling time

© 2014 ANSYS, Inc. 28



**ANSYS** Passivity

*“My simulation just failed! What do these warnings mean?”*

```
models.s_element(status): s19 - Final error: 0.23527 (10:09:54 AM Mar 23, 2011)
models.s_element(warning): s20 - Passivity violation: worst value 1.00255 at frequency 0. (10:09:54 AM Mar 23, 2011)
models.s_element(status): s20 - Using convolution (10:09:54 AM Mar 23, 2011)
models.s_element(status): s20 - Final error: 0.23527 (10:10:02 AM Mar 23, 2011)
license checkout took 0.11 seconds (10:10:02 AM Mar 23, 2011)
analysis(status): linear circuit detected. (10:10:02 AM Mar 23, 2011)
analysis.dc(status): Trying DC conv=1 (10:10:02 AM Mar 23, 2011)
analysis.dc(status): Total DC newton iterations = 4 (10:10:02 AM Mar 23, 2011)
analysis.tran(warning): circuit voltage exceeds 1000V (10:10:11 AM Mar 23, 2011)
```

© 2014 ANSYS, Inc. 30




## Passivity

- What is Passivity and why do I care?
  - Models must not create power/energy
  - Known source of inaccuracy in s-parameter models
  - Causes simulations to fail via non-convergence
  - Is a function of the entire matrix
  - Can check passivity using Singular Value Decomposition (SVD)
    - Max singular values of the s-matrix at each frequency point in the model must be  $\leq 1$

© 2014 ANSYS, Inc. 31



## Look at Maximum Singular Value



Freq	Passivity
0.0000GHz	1.00007
0.00500GHz	1.00007
0.01000GHz	1.00007
0.01500GHz	1.00006
0.02000GHz	1.00006
0.02500GHz	1.00006
0.03000GHz	1.00006
0.03500GHz	1.00005
0.04000GHz	1.00005
0.04500GHz	1.00005
0.05000GHz	1.00004
0.05500GHz	1.00004
0.06000GHz	1.00003
0.06500GHz	1.00002
0.07000GHz	1.00002
0.07500GHz	1.00001
0.08000GHz	1.00000
0.08500GHz	0.99999
0.09000GHz	0.99998
0.09500GHz	0.99997
0.10000GHz	0.99996
0.10500GHz	0.99995
0.11000GHz	0.99994
0.11500GHz	0.99993
0.12000GHz	0.99992
0.12500GHz	0.99990
0.13000GHz	0.99989
0.13500GHz	0.99988
0.14000GHz	0.99986
0.14500GHz	0.99985
0.15000GHz	0.99983
0.15500GHz	0.99982

Nexxim simulation will use local parameter scoping. To change this option, please go to Tools>Options>Nexxim Circuit Options (1:14:41 PM Mar 19, 2011)

Analyzing...D:\edn\passivity.adsnresults\Circuit1\temp\DV17\_S15\_V18.cir (1:14:41 PM Mar 19, 2011)

(status): Nexxim version: 6.1.1 WIN32, build time: Jan 24 2011, 04:41:34 (1:14:41 PM Mar 19, 2011)

models\_s\_element(warning): s1 - Passivity violation: worst value 1.00007 at frequency 0. (1:14:45 PM Mar 19, 2011)

models\_s\_element(status): s1 - State-space system file

D:\edn\passivity.adsnresults\Circuit1\temp\sss\_52fc1d075b3a7d225aed1d5a33ba60\_4.sss' not found (1:14:45 PM Mar 19, 2011)

models\_s\_element(status): s1 - Fitting state-space system using TWA (1:14:45 PM Mar 19, 2011)

© 2014 ANSYS, Inc. 32


**ANSYS** Passivity

- *Is it OK if my model is “a little” non-passive?*
  - Short answer: No
  - Long answer: No, but you might be lucky
    - It can be hard to say if non-passive data will stay stable long enough to get good results in simulation
    - It might just be a matter of stop time
    - Termination can mask non-passivity by absorbing the extra energy produced by the matrix

© 2014 ANSYS, Inc. 33

**ANSYS** Non-Passive Data

© 2014 ANSYS, Inc. 34



### Passivity

- So what do I do?
  - Passivity Enforcement
    - Convex optimization
    - Perturbation
  - Drawbacks
    - Can result in worse fit to the data
    - Not always successful
  - For field solver models, consider tightening the error tolerance and re-simulating

N-port data

N-Port Data Source | Noise Data | Options | Symbol

Network Data at DC is needed for harmonic balance and transient analysis. If the data at DC is not given, select the behavior of the NPORT.

Nexsim  Designer System  HSPICE

Interpolation: Linear

Extrapolation: Constant magnitude, linear phase extrapolation

DC Behavior: Constant magnitude, linear phase extrapolation

Method: State Space Model

Enforce Passivity  Use reciprocal



Use passivity by perturbation algorithm

Noise Model: External

Enforce Passivity is supported if state-space method is selected for TR analysis.

Network Data Explorer OK Cancel

© 2014 ANSYS, Inc. 36



**ANSYS** Causality

*“Why do I need to care about causality, and how do I know if I have a problem?”*

© 2014 ANSYS, Inc. 39

**ANSYS** Causality

- Several definitions
  - Causes must precede effects
  - Impulse response is 0 before  $t=0$
  - Signals cannot travel faster than the speed of light

$x(t)$  →  $h(t)$  →  $y(t)$

$h(t) = 0 \quad t < 0$

© 2014 ANSYS, Inc. 40

**ANSYS** Causality



- What can cause non-causality in S-parameter models?
  - Bad dielectric models in fieldsolvers
  - Loose convergence criteria in fieldsolver
  - Under sampling leading to interpolation/extrapolation error
  - Measurement noise

© 2014 ANSYS, Inc. 41

**ANSYS** Causality

- Detection of non-causality is not as simple as non-passivity
  - Need to use Hilbert relationship
    - For LTI structures, the real and imaginary parts are even/odd complements in the frequency domain
    - The Hilbert transform allows the real or imaginary parts to be reconstructed from each other
    - In theory this should be straightforward, but sampled bandlimited data add significant numerical complexity

© 2014 ANSYS, Inc. 42



**ANSYS** Causality Checking in State-Space

models\_s\_element(warning): s41 - Causality violation: Worst error relative to threshold for S(2,2) is 1.00483 percent (12:01:09 PM Mar 23, 2011)

models\_s\_element(status): s41 - processing row 3 of 4 of the scattering data matrix... (12:01:09 PM Mar 23, 2011)

models\_s\_element(warning): s41 - Causality violation: Worst error relative to threshold for S(3,1) is 0.420155 percent (12:08:20 PM Mar 23, 2011)

models\_s\_element(warning): s41 - Causality violation: Worst error relative to threshold for S(3,2) is 0.778083 percent (12:15:31 PM Mar 23, 2011)

models\_s\_element(warning): s41 - Causality violation: Worst error relative to threshold for S(3,3) is 0.410643 percent (12:22:14 PM Mar 23, 2011)

models\_s\_element(status): s41 - processing row 4 of 4 of the scattering data matrix... (12:22:14 PM Mar 23, 2011)

models\_s\_element(warning): s41 - Causality violation: Worst error relative to threshold for S(4,1) is 0.77204 percent (12:28:37 PM Mar 23, 2011)

models\_s\_element(warning): s41 - Causality violation: Worst error relative to threshold for S(4,2) is 0.415145 percent (12:35:11 PM Mar 23, 2011)

models\_s\_element(warning): s41 - Causality violation: Worst error relative to threshold for S(4,3) is 12.2196 percent (12:41:52 PM Mar 23, 2011)


**In general, violations greater than 0.25% are usually cause for concern.**

© 2014 ANSYS, Inc. 45

**ANSYS** Causality Detection and Enforcement

- Enforcement
  - Use causal reconstruction instead of original data
- Issues with causality enforcement
  - If a model is non-causal it is not necessarily true to assume that either the real or imaginary part is “correct”
  - Essentially throwing away half of the s-parameter data
  - If the issue can be addressed in the fieldsolver tool, that will always be a more accurate option than enforcement

© 2014 ANSYS, Inc. 46



**ANSYS** Going Back to the Fieldsolver

- A few things to try:
  - Causal dielectric models, e.g. Djordjevic-Sarkar
  - Tighten convergence criteria
  - Minimum solved frequency

Edit Sweep

Sweep Name: Sweep  Enabled

Sweep Type: Interpolating

Frequency Setup

Type: LinearStep

Start: 0

Stop: 50 GHz

Step Size: 0.005 GHz

DC Extrapolation Options

Extrapolate to DC

Minimum Solved Frequency: 0.1 GHz

© 2014 ANSYS, Inc. 48

**ANSYS**

## Causality and Passivity

- Non-causal data can lead to non-passive simulation results
  - Loss of accuracy with non-causal models
  - A bad fit to non-causal data can be the cause
  - Remember that both passivity and causality are requirements to ensure stability

© 2014 ANSYS, Inc. 49

**ANSYS**

## Conclusions

- Need to ensure that the model data is accurate and appropriate for simulation
  - Bandwidth
  - Frequency Sampling
  - Stability
    - Passivity
    - Causality
- Passivity and causality can be enforced, but this can affect accuracy
- S-parameter data integrity is key for good signal integrity simulations

© 2014 ANSYS, Inc. 50



# Connector Via Footprint Optimization for 25Gbps Channel Design

Wenliang Dai and Zhouxiang Su  
Xpeedic Technology, Inc.


Nov 14, 2014

Page 1

Asian IBIS Summit (P.R.China) Meeting, 2014



## 25Gbps Channel Design Challenge




- Via discontinuity has significant impact on channel SI.
- Via modeling involves multiple parameters.
- **Accurate** and **fast** via modeling using 3D full-wave EM solver is a must for high speed channel design with IBIS-AMI.

Page 2

Asian IBIS Summit (P.R.China) Meeting, 2014




## Vias in a Channel



## Via Modeling in Channel


- Challenge: Optimization channel performance involved many variables.
- Via itself has many parameter variables
  - Antipad size
  - Trace entry/exit layer
  - Backdrill depth
  - .....

## Via Modeling in Channel (cont'd)







- a**
  - Coax-in, Trace-out via
  - 26 layer stackup
  - Trace-escape layer: 7
- b** Backdrill
- c** Antipad size

## a Exit Layer Impact






Red: L8\_SIG2  
 Green: L17\_SIG6  
 Blue: Bot\_SIG8


## b Backdrill Impact




## c Antipad Size Impact



## Channel Performance: S-parameter




## Channel Performance: TDR





## Channel Performance vs OIF CEI-25G-LR



## Summary

- Via modeling is essential to high speed channel signal integrity. Optimal channel design requires via optimization.
- Via modeling is traditionally time consuming. With multiple parameters involved, it becomes even more challenging.
- Accurate and fast via modeling in this work makes the channel optimization possible, such as IBIS-AMI.



## Using IBIS-AMI Model for 25Gbps Retimer Simulation

*Wei Maoxiang , YinChanggang , Zhu Shunlin*  
[Wei.maoxiang@zte.com.cn](mailto:Wei.maoxiang@zte.com.cn), [yin.changgang@zte.com.cn](mailto:yin.changgang@zte.com.cn)  
[Zhu.shunlin@zte.com.cn](mailto:Zhu.shunlin@zte.com.cn)

**Asian IBIS Summit**  
Shanghai, China  
November 14, 2014

### Agenda


- Introduction to IBIS-AMI Model
- Repeater in SerDes System
- Lab Correlation for AMI Models
- The Application of Retimer in 25Gbps Channel
- Summary

## Introduction to IBIS-AMI Model

- Accuracy simulation and fast run time
- IP Protection
- Supported by most EDA tools
- AMI model to provide adaptive DFE, CDR, jitter and other simulation

## Introduction to IBIS-AMI Model

- Combination of analog & algorithmic elements
- Analog part can be considered linear and time-invariant
- Equalization and CDR can be modeled in the algorithmic part




Picture reference from "IBIS-AMI Terminology Overview" at DAC 2009 IBIS Summit

## Agenda

- Introduction to IBIS-AMI Model
- Repeater in SerDes System
- Lab Correlation for AMI Models
- The Application of Retimer in 25Gbps Channel
- Summary


## Repeater in SerDes System

- Insertion loss increase rapidly with data rate up to 25Gbps
- When system channel is above 30inches , the IL exceed the standard of OIF/IEEE




## Repeater in SerDes System

- Full Channel Serdes System Including Repeater



## Repeater Device1 — Redriver


- Provide additional equalization pre-emphasis capability for high-speed transceiver system
- Recover data from the high loss and high reflection transmission medium



- Redriver output circuit is driven continuously by input signal
- No retiming is performed
- Application : 10Gbase-KR, e.g.


## Repeater Device2 — Retimer

- CDR : Clock Data Recovery, recover the clock from the input data, triggers a limiter and driver to optimally equalize signal




- Retimer output buffer is driven by switching events of flip-flop
- Digital data is recovered
- Jitter in clock is passed down to downstream channel
- Application : 100Gbase-KR4, e.g.

## Retimer AMI Model



- A retimer model includes two back-to-back AMI Rx and Tx models
- Rx and Tx analog model represents the device input termination and the output impedance respectively
- Rx and Tx algorithmic models represent equalization, CDR and pre-emphasis

## Retimer AMI Simulation



- Tx\_main analog model, channel1 and the retimer Rx analog model are linear and time-invariant, represented by combined impulse response,  $h_{AC1}$
- The retimer Tx analog model, channel2 and Rx\_main analog model are also linear and time-invariant, represented by combined impulse response,  $h_{AC2}$
- Tx\_main algorithmic model's output is convolved with  $h_{AC1}$  to produce the signal to retimer Rx algorithmic model
- The retimer Tx algorithmic model's output is convolved with  $h_{AC2}$  to produce the signal to the Rx\_main algorithmic model


## Agenda

- Introduction
- Repeater in SerDes System
- Lab Correlation for AMI Models
- The Application of Retimer in 25Gbps Channel
- Summary

## Lab Correlation for AMI Models

- Passive Simulation & measurement
  - Extracting S-Parameters using 2D/3D EM solver
  - Correlation based on VNA and TDR/TDT measurements
- Active Simulation
  - AMI simulation setup
  - Eye diagram analysis and design margin budget
- Correlate with laboratory measurements


## Lab Correlation for AMI Models




## Agenda

- Introduction to IBIS-AMI Model
- Repeater in SerDes System
- Lab Correlation for AMI Models
- **The Application of Retimer in 25Gbps Channel**
- Summary

## The Application of Retimer in 25Gbps Channel



## The Application of Retimer in 25Gbps Channel



- Five Optimizing Variables
  - Broadcom Tx:
    - tap\_filter\_-1 (-0.187,0)
    - tap\_filter\_0 (0.6,1 )
    - tap\_filter\_1 (-0.387,0)
  - Retimer
    - Tx\_Response:(1-42)
    - Boost:(1-8)
- PRBS15 1Mbit 20-30 minutes

## Agenda

- Introduction to IBIS-AMI Model
- Repeater in SerDes System
- Retimer AMI Simulation Solution
- Lab Correlation for AMI Models
- The Application of Retimer in 25Gbps Channel
- **Summary**

## Summary

- IBIS-AMI model can be used to provide adaptive DFE, CDR, jitter and other simulation
- Retimer is a good solution for long channels of high-speed SerDes system (>30 inches)
- As data rate increases, system design margin decreases; Need more accurate simulation model; AMI model accuracy need to be verified
- Retimer AMI model help us to estimate channel margin, pre-emphasis and equalization parameter in 25Gbps serial link simulation

 *Bringing you Closer*


**Thanks!**



# IBIS AMI VALIDATION

## ASIAN IBIS SUMMIT

### SHANGHAI, PRC, NOVEMBER 14, 2014



Shanghai PRC, November 14, 2014  
Zilwan Mahmood, Anders Ekholm

## AGENDA



- > Design goals
- > IBIS AMI Validation
  - IBIS AMI Certification
  - PCB Passive correlation
  - TX Active correlation
  - RX Active correlation
- > Experiences

## DESIGN GOALS



- › What design goal do we have with IBIS AMI analysis?
  - To verify a robust design over manufacturing variations.
  - To verify a given design criteria like BER, Eye mask.
  - To optimize the design eye to the given criteria.
  - To verify the design with a high fault coverage.
  - To verify the design in a short predictable timeframe.
  - To minimize design iterations.

IBIS AMI Validation | European IBIS Summit 2014 | Anders Ekholm & Zilwan Mahmud | 2014-01-08 | Page 3 (16)

## IBIS AMI VALIDATION



To achieve the design goals we need correct and accurate models with high performance.

- › How do we validate IBIS AMI models?
  - IBIS Checker
  - Certification
  - Active correlation
    - › TX correlation
    - › RX correlation

IBIS AMI Validation | European IBIS Summit 2014 | Anders Ekholm & Zilwan Mahmud | 2014-01-08 | Page 4 (16)

## IBIS AMI CERTIFICATION



Certification is the first step an IBIS AMI model needs to go through, this is to check that the model behavior is reasonable.

- › Certification needs to check the following:
  - Is the model delivery complete, all files included.
  - Does this model describe enough variation, process corners.
  - Does this model describe all possible configuration parameters.
  - And only the possible configuration parameters.
  - Is it compliant with IBIS AMI standard (IBIS 6.0 specification)
  - Is it compliant with Ericsson requirements outside of IBIS AMI standard?
  - Is the model describing the buffer's electrical behavior accurately.

IBIS AMI Validation | European IBIS Summit 2014 | Anders Ekholm & Zilwan Mahmud | 2014-01-08 | Page 5 (16)

## IBIS AMI CERTIFICATION



- › Certification needs to check the following cont.:
  - Are the necessary jitter parameters included (for both TX and RX)?
  - Is documentation complete enough to use the model?
  - Is the model performance fast enough?
  - Are the configuration parameters the same as the real IC uses?
  - If not are there information on how to translate parameters from the model to the physical IC settings?
  - Are the settings reasonable and in correct order?
  - Is it compatible with the used simulation environment?
  - If model is interoperable with other vendors models?
- › Output is a certification report

IBIS AMI Validation | European IBIS Summit 2014 | Anders Ekholm & Zilwan Mahmud | 2014-01-08 | Page 6 (16)

# PCB PASSIVE VALIDATION




To be able to do active correlation we need to make sure our simulation environment are predicting our passive interconnect accurately enough.

› We achieve this by doing passive correlation, or simulator calibration (similar to measurement instrument calibration).

- Produce a PCB using the material and stackup selected for the design.
- Use TDR or VNA measurements to get a representation of the used trace structures in you design.

› Adjust PCB Physical Parameters


- propagation delay error – adjust  $\epsilon_r$
- impedance error - adjust cross-section
- attenuation error - adjust  $\tan \delta$ , roughness





# PCB PASSIVE VALIDATION



- Perform cross section cuts of all relevant structures in the PCB to get physical properties of geometries in the used simulation tool.



- Create the same data set in your simulation environment.
- Adjust/tweak the simulation model parameters to achieve an accurate enough result. So the passive model will predict your system performance.



## TX ACTIVE VALIDATION MEASUREMENT ENVIRONMENT





- › Select suitable trace loads for correlation.
- › Run a set of cases of IC configuration settings.
  - Run a slow clock from TX and measure waveforms.
  - Run a PRBS (eg. PRBS7) and measure waveforms.
  - Transfer waveform data to simulation environment.
- › “deembeded” measurement or “embed” simulation.
- › Make sure to use the same measurement point.

IBIS AMI Validation | European IBIS Summit 2014 | Anders Ekholm & Zilwan Mahmud | 2014-01-08 | Page 9 (16)

## TX ACTIVE VALIDATION SIMULATION ENVIRONMENT



- › Simulate the same traces with the same probe point
- › Simulate for the same stimuli cases
- › Make an overlay correlation of the waveforms



IBIS AMI Validation | European IBIS Summit 2014 | Anders Ekholm & Zilwan Mahmud | 2014-01-08 | Page 10 (16)

# RX ACTIVE VALIDATION



RX correlation methods is still being determined.

- How can we correlate at Decision Point?
- Standard waveform overlay correlation will not be possible.
- Maybe a Feature Selective Validation (FSV) is possible?
- Which Features should be Selected for correlation?

IC internal meas. features are not standardized. ☹️


- Makes the FSV correlation harder.
- Can IBIS Open Forum standardize this ? 😊

# EXPERIENCES



› Many models fails during certification

- A.AMI controls incomplete
  - › H/W has more settings than AMI model.
  - › AMI model has more settings than H/W.
  - › AMI file has fixed values for all settings.
  - › Misses dependency tables.
- Algorithmic models don't run
  - › Compiled for wrong O/S.
  - › External runtime libraries required.
- Model controls don't work
  - › Changing settings has no effect.




Changing samples/bit affects results

# EXPERIENCES



- Models don't meet spec requirements
  - ›Models crash with some samples/bit settings.
- Syntax (IBIS Parser) errors
- Analog Models
  - ›Incomplete or missing data in A.ibs file.
  - ›Improbable analog models.
    - Improbable voltage, impedance or behavior.
    - “Idealized” analog models.




This is supposed to be a step response

# EXPERIENCES



- ›Some models fail during TX correlation
  - Some of the simulated DC levels don't match the measured DC levels.



# EXPERIENCES



- ›RX correlation process is still being worked on
  - Should be considered as not trustable until proven by active correlation!

IBIS AMI Validation | European IBIS Summit 2014 | Anders Ekholm & Zilwan Mahmud | 2014-01-08 | Page 15 (16)



**ERICSSON**



# Signing IBIS model against DDR4 spec

Tushar Malik, Taranjit Kukal

IBIS Asia Summit  
Shanghai, China  
Nov. 14, 2014



## Agenda

- Problem Statement
- Overview of DDR compliance checks
- Methodology to check DDR compliance
  - Impedance
  - Slew rate
  - Pulse-width variation
- Conclusion

## Agenda

- Problem Statement
- Overview of DDR compliance checks
- Methodology to check DDR compliance
  - Impedance
  - Slew rate
  - Pulse-width variation
- Conclusion

3 © 2014 Cadence Design Systems, Inc. All rights reserved.

**cadence**

## Problem Statement

- Certify Controller IBIS models before system simulations

- DDR compliance needs to be done on a system interconnect starting from Controller to Memory IO
- If DDR IBIS models do not adhere to DDR JEDEC standards, designer may wrongly associate performance issues with interconnect elements like board, connector, DIMMs, package.
- It is important that we decouple the testing into
  - Testing of IBIS models to make sure they comply with JEDEC standards
  - Testing of interconnect elements with above certified IBIS models

4 © 2014 Cadence Design Systems, Inc. All rights reserved.

**cadence**

## Problem Statement

### - Do exhaustive checks on IO netlist performance

- Simulating IO-netlists for all corners to verify compliance against JEDEC specs is time-consuming.
- Since IBIS modeling is an automated process, the generated IBIS model can quickly provide results that can be verified against JEDEC requirements (for all corners and impedance settings) like
  - Impedance variation
  - Slew rates
  - Pulse-width variation
  - ZQ calibration based on process corners

5 © 2014 Cadence Design Systems, Inc. All rights reserved.

5

**cadence**

## Agenda

- Problem Statement
- Overview of DDR compliance checks
- Methodology to check DDR compliance
  - Impedance
  - Slew rate
  - Pulse-width variation
- Conclusion


6 © 2014 Cadence Design Systems, Inc. All rights reserved.

**cadence**

## Overview of DDR compliance checks - JEDEC DDR4 spec (output impedance)

$$RON_{Pu} = \frac{V_{DDQ} - V_{out}}{|I_{out}|} \quad \text{under the condition that } RON_{Pd} \text{ is off}$$

$$RON_{Pd} = \frac{V_{out}}{|I_{out}|} \quad \text{under the condition that } RON_{Pu} \text{ is off}$$



RON <sub>NOM</sub>	Resistor	V <sub>out</sub>	Min	Nom	Max	Unit	NOTE
34Ω	RON34Pd	V <sub>OLdc</sub> = 0.5*V <sub>DDQ</sub>	0.8	1	1.1	34Ω	1.2
		V <sub>OMdc</sub> = 0.8*V <sub>DDQ</sub>	0.9	1	1.1	34Ω	1.2
		V <sub>OHdc</sub> = 1.1*V <sub>DDQ</sub>	0.9	1	1.25	34Ω	1.2
	RON34Pu	V <sub>OLdc</sub> = 0.5*V <sub>DDQ</sub>	0.9	1	1.25	34Ω	1.2
		V <sub>OMdc</sub> = 0.8*V <sub>DDQ</sub>	0.9	1	1.1	34Ω	1.2
		V <sub>OHdc</sub> = 1.1*V <sub>DDQ</sub>	0.8	1	1.1	34Ω	1.2

**Spec indicates impedance measurement to be done at different V<sub>out</sub> levels and that they should be within +/- 10%**

7 © 2014 Cadence Design Systems, Inc. All rights reserved.

cadence™

## Overview of DDR compliance checks - Single-ended slew rate

Description	Measured		Defined by
	From	To	
Single ended output slew rate for rising edge	V <sub>OL(AC)</sub>	V <sub>OH(AC)</sub>	$\frac{[V_{OH(AC)} - V_{OL(AC)}]}{\Delta \text{TR}_{se}}$
Single ended output slew rate for falling edge	V <sub>OH(AC)</sub>	V <sub>OL(AC)</sub>	$\frac{[V_{OH(AC)} - V_{OL(AC)}]}{\Delta \text{TF}_{se}}$

NOTE:  
1. Output slew rate is verified by design and characterization, and may not be subject to production test.




Figure 182 — Single-ended Output Slew Rate Definition

Parameter	Symbol	DDR4-1600		DDR4-1866		DDR4-2133		DDR4-2400		DDR4-2666		DDR4-3200		Units
		Min	Max											
Single ended output slew rate	SRQse	4	9	4	9	4	9	4	9	TBD	TBD	TBD	TBD	V/ns

**Spec indicates that DQ slew rate should be within Min and Max values**

8 © 2014 Cadence Design Systems, Inc. All rights reserved.

cadence™

## Overview of DDR compliance checks - Differential slew rate

Description	Measured		Defined by
	From	To	
Differential output slew rate for rising edge	$V_{OLdiff}(AC)$	$V_{OHdiff}(AC)$	$[V_{OHdiff}(AC) - V_{OLdiff}(AC)] / \Delta T_{diff}$
Differential output slew rate for falling edge	$V_{OHdiff}(AC)$	$V_{OLdiff}(AC)$	$[V_{OHdiff}(AC) - V_{OLdiff}(AC)] / \Delta T_{diff}$

**NOTE:**  
1. Output slew rate is verified by design and characterization, and may not be subject to production test.




Figure 183 — Differential Output Slew Rate Definition

Table 79 — Differential output slew rate

Parameter	Symbol	DDR4-1600		DDR4-1866		DDR4-2133		DDR4-2400		DDR4-2666		DDR4-3200		Units
		Min	Max											
Differential output slew rate	SRQdiff	8	18	8	18	8	18	8	18	TBD	TBD	TBD	TBD	V/ns

**Spec indicates that DQS slew rate should be within Min and Max values**

## Overview of DDR compliance checks - Pulse-Width@data-rate

Speed	Parameter	Symbol	DDR4-1600		DDR4-1866		DDR4-2133		Units
			MIN	MAX	MIN	MAX	MIN	MAX	
<b>Clock Timing</b>									
Minimum Clock Cycle Time (DLL off mode)	tCK (DLL_OFF)		8	-	8	-	8	-	ns
Average Clock Period	tCK(avg)		tbd --(Definition tbd)						ps
Average high pulse width	tCH(avg)		0.48	0.52	0.48	0.52	0.48	0.52	tCK(avg)
Average low pulse width	tCL(avg)		0.48	0.52	0.48	0.52	0.48	0.52	tCK(avg)
Absolute Clock Period	tCK(abs)		tCK(avg)min + $\Delta$ JIT(per)min_tot	tCK(avg)max + $\Delta$ JIT(per)max_tot	tCK(avg)min + $\Delta$ JIT(per)min_tot	tCK(avg)max + $\Delta$ JIT(per)max_tot	tCK(avg)min + $\Delta$ JIT(per)min_tot	tCK(avg)max + $\Delta$ JIT(per)max_tot	tCK(avg)
Absolute clock HIGH pulse width	tCH(abs)		0.45	-	0.45	-	0.45	-	tCK(avg)
Absolute clock LOW pulse width	tCL(abs)		0.45	-	0.45	-	0.45	-	tCK(avg)

**Spec indicates that the duty cycle should be greater than .45UI**

## Agenda


- Problem Statement
- Overview of DDR compliance checks
- Methodology to check DDR compliance
  - Impedance
  - Slew rate
  - Pulse-width variation
- Conclusion

11 © 2014 Cadence Design Systems, Inc. All rights reserved.

cadence™

## Methodology to check DDR compliance - IBIS impedance measurement (pulldown)

- IV curves of IBIS can be plotted to ensure that they fall within +/- 10% tolerance




12 © 2014 Cadence Design Systems, Inc. All rights reserved.

cadence™

## Methodology to check DDR compliance - pullup

- IV curves of IBIS can be plotted to ensure that they fall within +/- 10% tolerance




13 © 2014 Cadence Design Systems, Inc. All rights reserved.

cadence

## Methodology to check DDR compliance - Impedance check

- IV plots from IBIS being compared against 10% limits




14 © 2014 Cadence Design Systems, Inc. All rights reserved.

cadence

## Methodology to check DDR compliance - Single ended slew rate measurement test-bench


- Figure shows simple drive of IO buffer with 50ohms pull-up to capture the rise time.



15 © 2014 Cadence Design Systems, Inc. All rights reserved.

cadence

## Falling slew rate dv/dt




**Here  $dv/dt = 360mV/65pS = 5.6 V/ns$  which is within spec of 4 to 9 V/ns**

16 © 2014 Cadence Design Systems, Inc. All rights reserved.

cadence

## Rising slew rate




**Here  $dv/dt = 360mV/54pS = 6.6 V/ns$  which is within spec of 4 to 9 V/ns**

17 © 2014 Cadence Design Systems, Inc. All rights reserved.

cadence

## Methodology to check DDR compliance - Differential test-bench (DDR4)


- Figure shows simple drive of differential IO buffer with 100 ohms termination to capture the rise and fall time.



18 © 2014 Cadence Design Systems, Inc. All rights reserved.

cadence

## Falling Slew Rate




**Here  $dv/dt = 722mV/73pS = 9.9 V/ns$  which is within spec of 8 to 18 V/ns**

19 © 2014 Cadence Design Systems, Inc. All rights reserved.

cadence

## Rising Slew Rate



**Here  $dv/dt = 722mV/80pS = 9.0 V/ns$  which is within spec of 8 to 18 V/ns**

20 © 2014 Cadence Design Systems, Inc. All rights reserved.

cadence


## Methodology to check DDR compliance - Timing Checks

- Average High Pulse
- Average Low Pulse
- Average Clock Period

21 © 2014 Cadence Design Systems, Inc. All rights reserved.

cadence™


## Data Pulse variation @ 3.2G (slow corner)



22 © 2014 Cadence Design Systems, Inc. All rights reserved.

cadence™

## Clock Pulse variation



**Here min duty cycle is  $309\text{pS}/625\text{pS} = .494\text{UI} > .45\text{UI}$**

23 © 2014 Cadence Design Systems, Inc. All rights reserved.

cadence™

## Agenda

- Problem Statement
- Overview of DDR compliance checks
- Methodology to check DDR compliance
  - Impedance
  - Slew rate
  - Pulse-width variation
- Conclusion

24 © 2014 Cadence Design Systems, Inc. All rights reserved.

cadence™

## Conclusion

- It is important to verify DDR controller IBIS separately before doing system simulations
- IBIS verification against JEDEC requirements can help in
  - Quickly verifying PHY netlist for compliance
  - Ensuring that IBIS models have been correctly made with proper netlist settings, especially when ZQ calibration needs to be properly done to obtain proper impedance values at corners.

25 © 2014 Cadence Design Systems, Inc. All rights reserved.

**cādence**<sup>®</sup>

**cādence**<sup>®</sup>

26 © 2014 Cadence Design Systems, Inc. All rights reserved.

**cādence**<sup>®</sup>

# Corner Considerations

Bob Ross, Teraspeed Labs

bob@teraspeedlabs.com

Asian IBIS Summit

Shanghai, China

November 14, 2014

(Given by Anders Ekholm, Ericsson)



Copyright 2014 Teraspeed Labs

• 1

## Outline

- Overview
- Corner Review
- Parameter Passing Corners in IBIS Version 6.0
- Upcoming Interconnect Modeling Corners
- Td, Zo to/from L, C Conversions
- Concluding Comments



Copyright 2014 Teraspeed Labs

• 2

## Overview

- **Corners in this presentation mean the assignment of Typ, Min, Max (or Typ, Slow, Fast) entries**
- **Different areas of IBIS have different corner definitions**
- **IBIS supports passing parameter values into IBIS-ISS (an HSPICE subset) sub-circuits**
- **The parameter descriptions can also contain corners**
- **Purpose of this presentation is to show different methods and provide some advice**



Copyright 2014 Teraspeed Labs

• 3

## Corner Review

- **[Model] Corners**
- **[External Model] Corners**
- **[External Circuit] Corners**
- **[Package] Corners**
- **IBIS-AMI Corners**



Copyright 2014 Teraspeed Labs

• 4

## [Model] Corners

- **Typ: Typical process and conditions**
- **Min: Slow, Weak process and conditions (low voltage and high temperature for CMOS)**
- **Max: Fast, Strong process and conditions (high voltage and low temperature for CMOS)**
- **[Model Spec] corners are aligned with [Model]**
- **C\_comp corners are by magnitude and represent the range of values**
- **[External Model] Corner lines track [Model] corners (shown next)**



Copyright 2014 Teraspeed Labs

• 5

## [External Model] Corners

```
[External Model] Buffer
Language IBIS-ISS
|
| Corner corner_name file_name .subckt_name
Corner Typ          buffer.iss typ_typ
Corner Min          buffer.iss slow_min
Corner Max          buffer.iss fast_max
```

- **[External Model] is under [Model]**
- **[Model] corner selection determines which Corner line to use**



Copyright 2014 Teraspeed Labs

• 6

## [External Circuit] Corners

```
[External Circuit] Circuit
Language IBIS-ISS
|
| Corner corner_name file_name .subckt_name
Corner Typ circuit.iss typ_typ
Corner Min circuit.iss slow_min
Corner Max circuit.iss fast_max
```

- **User or EDA tool selects Corner line:**
  - For buffer, set same as [Model] setting
  - For on-die interconnect, Corner can be used for range of values or aligned with connected [External Circuit] buffer



Copyright 2014 Teraspeed Labs

•7

## [Package] Corners

- **Default corners show range of values:**

```
[Package] | Corners by magnitude value give range
L_pkg <Typ_val> <Min_val> <Max_val>
C_pkg <Typ_val> <Min_val> <Max_val>
R_pkg <Typ_val> <Min_val> <Max_val>
```

- **Most IBIS models have pin-specific detail that overrides [Package] setting:**
  - L\_pin, C\_pin, R\_pin
  - [Package Model] with [Define Package Model]



Copyright 2014 Teraspeed Labs

•8

## IBIS-AMI Corners

- **AMI File, For example:**

```
(<parameter_name> (Usage Info) (Type Float)  
    (Corner <Typ_val> <slow_val> <fast_val>))
```

- Typ, Slow, Fast entries
- Slow, Fast entries not clear for some parameters such as Zo for reference impedance
- (Beyond Corners, IBIS-AMI allows these choices: List, Range, Steps, Increment, Value)
- User or EDA tool makes Corner selection
- Corners used for speed entry or range of values



Copyright 2014 Teraspeed Labs

• 9

## Parameter Passing Corners in IBIS Version 6.0

- **Note, “parameter” used in several ways**
  - “parameter” name variable in IBIS-AMI
  - “Parameter definition file” (an AMI file)
  - “Parameters” line assignment for [External Model] or [External Circuit]
  - “parameter” value passed into IBIS-ISS sub-circuit
  - “Parameter file (a non-AMI file for storing parameter names and assignments)



Copyright 2014 Teraspeed Labs

• 10

## Parameter Passing Corners in IBIS V6.0

- Used with [External Model] or [External Circuit]
- Actual corner selections stored in an IBIS-AMI file or a separate parameter file with any extension
- Parameter values passed into IBIS-ISS sub-circuits
- User selects which Parameter line corner to use
- Example shown next with transmission line Td (delay), Zo (reference impedance) parameters



Copyright 2014 Teraspeed Labs

• 11

## [External Circuit] with Parameters Corner

```
Parameters Td=<name>.ami (<root> (Model_Specific(Td)))  
Parameters Zo=<name>.ami (<root> (Model_Specific(Zo)))
```

....

```
[External Circuit] Interconnect-ISS
```

```
Language IBIS-ISS
```

```
|
```

```
| Corner corner_name file_name .subckt_name  
Corner Typ t-line.iss typ_typ  
Corner Min t-line.iss slow_min  
Corner Max t-line.iss fast_max
```

- Assume Parameters corners used in ALL Corner lines
- Td, Zo parameter values passed into the typ\_min, slow\_min, fast\_max sub-circuits



Copyright 2014 Teraspeed Labs

• 12

## [External Circuit] Parameters Using IBIS-AMI Example

- **Parameters to pass into IBIS-ISS:**

```
Parameters Td=<name>.ami (<root> (Model_Specific (Td)))
```

```
Parameters Zo=<name>.ami (<root> (Model_Specific (Zo)))
```

- **AMI File, (Model\_Specific section):**

```
(Td (Usage Info) (Type Float)  
      (Corner 60e-12 66e-12 54e-12))
```

```
(Zo (Usage Info) (Type Float) (Corner 50 55 45))
```

- **(Zo corner is ambiguous – larger value is selected as slow, (weaker) corner**



Copyright 2014 Teraspeed Labs

• 13

## [External Circuit] Parameter Example Comments

- **Not clear whether the Parameters Lines should be aligned with the Typ, Min, Max corners or used as a range of values for each of the Corner lines**
- **Helpful solutions: use specific assignment:**
  - Assign parameters directly in each IBIS-ISS sub-circuit
  - Or use separate parameter names; for example, Td\_typ, Td\_min, Td\_max for individual range of values
  - Or use direct parameter Value assignment
- **Minimize complication by minimizing user selections, where possible**



Copyright 2014 Teraspeed Labs

• 14

## Upcoming Interconnect Modeling Corners

- Attaches IBIS-ISS or Touchstone descriptions to buffers, die interfaces or pin interfaces
- Focus here is on IBIS-ISS applications
- Syntax is similar to [External Circuit] connection syntax (“File\_ISS” replaces “Corner” and “Language”)

```
| file_type corner_name file_name .subckt name
File_ISS Typ net.iss netlist_typ
File_ISS Min net.iss netlist_min
File_ISS Max net.iss netlist_max
```



Copyright 2014 Teraspeed Labs

• 15

## Param Line in Upcoming Interconnect Modeling Proposal

- Supports parameter passing to IBIS-ISS (“Param” is used to be distinct from the multiple meanings of Parameter)

```
Param <Name> <Typ> <Min> <Max>
```

- Min: Slow, Weak (where possible)
- Max: Fast, Strong (where possible)
- Mixing Min, Max possible for uncorrelated ranges
- All Min, All Max should be one option



Copyright 2014 Teraspeed Labs

• 16

## Adding Param Line Example:

```
| Param   Name      Typ      Min      Max
Param    Td        60ps    66ps    54ps
Param    Zo        50      55      45
|
| file_type corner_name file_name .subckt name
File_ISS  Typ          net.iss  netlist_typ
File_ISS  Min          net.iss  netlist_min
File_ISS  Max          net.iss  netlist_max
```



Copyright 2014 Teraspeed Labs

• 17

## Interconnect Proposal Advice

- **Similar to [External Circuit] advice**
- **Minimize or avoid parameter passing, where possible**
- **Be specific with parameter corner names**
- **Embed parameter values in sub-circuits**
- **Otherwise, parameters might be treated as a range of values**



Copyright 2014 Teraspeed Labs

• 18

## Td, Zo to/from L, C Conversions

- Interconnect or package values may be extracted from TDR measurement in terms of ideal transmission line Td (delay) and Zo (reference impedance) values
- These values can be used directly, or might be converted to L, C representations for package models or for parameters in Interconnect Models
- L, C representation of corners give different ‘effective’ ranges than the original Td, Zo corners



Copyright 2014 Teraspeed Labs

• 19

## Equations to Plot L versus C as a Function of Td, Zo


- Transmission line to/from package transformations:
  - Td = Time delay
  - Zo = Reference impedance
  - L = Inductance
  - C = Capacitance
- Td =  $\sqrt{LC}$ , Zo =  $\sqrt{L/C}$  or
- $L = TdZo$ ,  $C = Td/Zo$  →  $L = Td^2/C$ ,  $L = Zo^2C$



Copyright 2014 Teraspeed Labs

• 20


## L, C Min/Max Values from Example Td, Zo Corners



Copyright 2014 Teraspeed Labs

•21

## Wider "Effective" Td, Zo Based on L, C Corners



Copyright 2014 Teraspeed Labs

•22

## Wider “Effective” Td, Zo Based on L, C Corner Analysis

Param	Name	Typ	Min	Max	Original
Param	Zo	50	55	45	
Param	Td	60ps	66ps	54ps	

Param	Name	Typ	Min	Max	L, C parameter corners
Param	L	3.00nH	3.63nH	2.43nH	
Param	C	1.20pF	1.47pF	0.98pF	

- Combinations of L, C parameter do NOT give the Original ranges, as shown in previous slide:
  - Td range = 48.8 ps to 73.0 ps
  - Zo range = 40.7  $\Omega$  to 60.8  $\Omega$



Copyright 2014 Teraspeed Labs

•23

## Concluding Comments

- IBIS contains several methods to describe corners and to assign and pass parameters
- Minimize parameter passing with corners because of different possible interpretations
- EDA tool should be capable of mixing or matching Typ, Min, Max conditions
- L, C corner values derived from Td, Zo corners can give different “effective” ranges



Copyright 2014 Teraspeed Labs

•24