WELCOME FROM MICHAEL MIRMAK, INTEL CORPORATION

On behalf of the I/O Buffer Information Specification (IBIS) Committee, I would like to welcome you to this Asian IBIS Summit in Shanghai. This year marks our tenth anniversary of IBIS Summits in the People's Republic of China, and we are delighted to see the continued growth of interest in IBIS here.

IBIS itself recently celebrated the 15th year of being an international standard under the International Electrotechnical Commission (IEC). Our growth worldwide and our long history present us with challenges and opportunities. We are challenged daily in maintaining the stability of IBIS across versions while offering new features and supporting the latest technologies. You can see this most clearly in recent IBIS-AMI updates for advanced buffer designs as well as our work in improving IBIS support of modern interconnects.

Our greatest opportunity is the ability to hear from you, the IBIS community. Through these Summits and our conversations in teleconferences and document exchanges, we are able to understand your needs and work together to ensure IBIS meets them. We encourage you to provide feedback both on our specifications and on how we can interact with you better.

We are especially grateful to our sponsors Huawei Technologies, ANSYS, Intel Corporation, IO Methodology Inc., Keysight Technologies, Synopsys, Teledyne LeCroy, and ZTE Corporation for making this Summit possible.. We encourage you to express your thanks to them for their support of IBIS.

As always, we hope that you will find the presentations and discussions beneficial and enjoyable.

Sincerely,

马梦宽

Michael Mirmak Chair, IBIS Committee

WELCOME FROM MICHAEL MIRMAK, INTEL CORPORATION

首先我仅代表 IBIS 委员会,欢迎您来到这次亚洲 IBIS 上海峰会。今年是我们 IBIS 上海峰会十周年,在这十年里我们很高兴地看到大家对 IBIS 的支持的持续增 长。

IBIS 标准本身作为国际电子技术委员会(IEC)的国际标准之一已有 15 年了。 我们在全球的增长和悠久的历史使我们面临机遇和挑战。我们在维持跨版本的稳定 性和提供新功能,并支持最新的技术等方面,每天都在接受挑战。从最近的 IBIS-AMI 更新而成为先进的缓冲设计标准,以及在改善 IBIS 支持现代连接器件的工作 中,您就可以最清楚地看到这一点。

我们最大的机遇是从你对 IBIS 的支持。通过这些技术峰会和我们在日常电话会议 及文件的交流,我们能够理解您的需求。我们要共同努力,确保 IBIS 满足现代技 术的要求。我们鼓励您提供对我们的标准规范以及我们如何能与您更好的互动等等 问题的意见反馈。

在这里我们要特别感谢我们的赞助商华为技术,ANSYS ,IO Methodology, Intel Corporation, Keysight 技术,Synopsys, Teledyne Lecroy 和 ZTE Corporation 公司使此次峰会成为可能。我们感谢他们的对 IBIS 支持。

与以往一样,我们希望你会发现这次峰会演讲和讨论是对大家有益的和愉快的。

此致

马梦宽 IBIS 委员会主席

WELCOME FROM LI JINJUN, HUAWEI TECHNOLOGIES

Ladies and Gentlemen,

On behalf of Huawei Technologies, welcome to the tenth annual Asian IBIS Summit (China). I would like to express my appreciation to IBIS Open Forum and all the sponsors for co-organizing this event.

Since 2005, IBIS Asian Summit in China has been the top-level international conference in high speed digital design society in China. I am looking forward to work with IBIS members in China, and to expand our participations in the region.

Huawei has actively involved in all IBIS society's events. We hope to resolve high speed link issues with IBIS Open Forum, EDA vendors and IC vendors. Your comments and suggestions will be deeply appreciated!

Welcome all of you to Shanghai! Hope you will enjoy all the technical discussions and sharing throughout the meeting, and have a nice journey!

Thank you! Li Jinjun Huawei Technologies

各位专家,各位来宾:

我代表华为公司, 欢迎大家来参加第 10 届亚洲 IBIS 技术研讨会, 衷心地感谢 IBIS 协会组织本次会议。

自从 2005 年以来, IBIS 技术研讨会已经成为了中国高速设计领域的一次盛会。我 很高兴有机会与 IBIS 协会一起促进和扩大在该领域的分享。

华为积极参与各项 IBIS 活动,希望与 IBIS 协会、EDA 软件、芯片公司一道来共同 解决许多高速链路设计上的挑战,欢迎大家会上讨论和建议。

欢迎 IBIS 专家来到上海,希望你们能够喜欢所有的技术讨论和会议分享,度过美好一天。

谢谢大家 华为公司 厉进军 Asian IBIS Summit 2014, Shanghai, China

AGENDA AND ORDER OF THE PRESENTATIONS

(The actual agenda might be modified)

	IBIS SUMMIT MEETING AGENDA
8:15	SIGN IN - Vendor Tables Open at 8:30
8:45	<pre>Welcome - Li, JinJun (Huawei Technologies, China) - Mirmak, Michael (Chair, IBIS Open Forum, Intel Corporation, USA)</pre>
9:00	Activities and Direction of IBIS
9:35	<pre>Handling of Overclocking Caused by Delay in Waveform Tables 14 Biernacki, Radek*; Yan, Ming*; Wolff, Randy**; Butterfield, Justin** (*Keysight Technologies, **Micron Technology, USA)</pre>
9:55	An Effective Solution to Simulate Composite Current When 22 Over-clocking Chen, XueFeng (Synopsys, China)
10:25	BREAK (Refreshments and Vendor Tables)
10:45	<pre>True Differential IBIS Model for SerDes Analog Buffer</pre>
11:20	Best Practices for High-Speed Serial Link Simulation
12:00	FREE BUFFET LUNCH (Hosted by Sponsors) - Vendor Tables

AGENDA AND ORDER OF THE PRESENTATIONS (Continued)

13:30	Connector Via Footprint Optimization for 25Gbps Channel Design 7	70
	Dai, WenLiang; Su, ZhouXiang (Xpeedic Technology, China)	
14:00	Using IBIS-AMI Model for 25Gbps Retimer Simulation	17

- Wei, MaoXian; Yin, ChangGang; Zhu, ShunLin (ZTE Corporation, China)
- 15:00 BREAK (Refreshments and Vendor Tables)

- 16:30 Ad Hoc Presentations and Discussion
- 17:20 CONCLUDING ITEMS
- 17:30 END OF IBIS SUMMIT MEETING





















































































The Solution of Composite Current Simulation when Over-Clocking

- When over-clocking happens, construct superposition waveform of rising IT and falling IT (or falling IT and rising IT) for different R_fixture and V_fixture. For happening later falling IT (or rising IT), we should do I(T) = I(T) – I(0) before superposition step.
- Use the constructed IT waveforms to simulate current of I(VDDQ).

© 2014 Synopsys, Inc. All rights reserved. 14

SYNOPSYS" Accelerating Innovation



















- This extends the approach suggested in IBIS cookbook that suggests modeling of differential current using series Resistance.
 - Here we propose use of reactive elements (R/L/C) to model differential current.

5 © 2014 Cadence Design Systems, Inc. All rights reserved

cādence°



































































































































































































































































Overview of DDR compliance checks - Pulse-Width@data-rate									
Speed	DDR4-1600		DDR4-1866		DDR4-2133				
Parameter	Symbol	MIN	MAX	MIN	MAX	MIN	MAX	Units	
Clock Timing									
Minimum Clock Cycle Time (DLL off mode)	tCK (DLL_OFF)	8	· ·	8		8		ns	
Average Clock Period	tCK(avg)	tbd –(Definition tbd) ps							
Average high pulse width	tCH(avg)	0.48	0.52	0.48	0.52	0.48	0.52	tCK(avg)	
Average low pulse width	tCL(avg)	0.48	0.52	0.48	0.52	0.48	0.52	tCK(avg)	
Absolute Clock Period	tCK(abs)	tCK(avg)min + tJIT(per)min_to t	tCK(avg)m ax + tJIT(per)m ax_tot	tCK(avg)min + tJIT(per)min_to t	tCK(avg)m ax + tJIT(per)m ax_tot	tCK(avg)min + tJIT(per)min_to t	tCK(avg)m ax + tJIT(per)m ax_tot	tCK(avg)	
Absolute clock HIGH pulse width	tCH(abs)	0.45	-	0.45		0.45		tCK(avg)	
Absolute clock LOW pulse width	tCL(abs)	0.45	-	0.45		0.45		tCK(avg)	
Spec indicates that the duty cycle should be greater than .45UI									
10 © 2014 Gadence Design Systems, Inc. All rights reserved.						(cadence		














































































