#### WELCOME FROM MICHAEL MIRMAK, INTEL CORPORATION

On behalf of the IBIS Open Forum, I would like to welcome you to the 2013 Asian IBIS Summit in Taipei. Thanks to you, our friends and colleagues on Taiwan, we have had three great events here since 2010, and we know we can make this year "lucky" as well for IBIS.

We are grateful to our generous co-sponsors ANSYS, Cadence Design Systems, Intel Corporation, IO Methodology, and Synopsys. Their assistance makes this event possible and we hope that you will encourage them to continue their support. Our thanks also go to our presenters and to you, the attendees, for your interest.

We hope that you enjoy the Summit and find the presentations and discussions useful. We wish you luck and success!

- Michael Mirmak Chair, IBIS Open Forum

各位 IBIS 開放論壇的与會代表, 歡迎您参加我們的第三届亞洲 IBIS 台灣峰會。前兩次峰會的成功, 這意味著我們正在建立一個"傳統", 也就是我們的 IBIS 的朋友和他的同事们在這裡的一年一度的技术讨论盛会。

我們非常感謝我們慷慨的赞助商 ANSYS, Cadence 設計系統公司,英特爾公司, IO Methodology (Avant) 和 Synopsys 公司。他們的協助使得本次活動成为可能,我們 也希望他們能繼續支持以后的会议。我們還要感謝我們的演讲人和與會者的大力支持。

我們希望您能享受本次會議并發現有用的發言和討論。预祝本次会议圆满。也祝你 好運和成功!

马梦宽 主席, IBIS 開放論壇

#### WELCOME FROM DANIEL CHANG, ANSYS

#### Dear Experts,

On behalf of ANSYS, we would like to welcome you to join Asian IBIS Summit Taiwan and it is our pleasure can be the primary sponsor this year. We commend and thank you for taking time from your busy schedule to join us for this seminar.

Like the expectations of most of you, this seminar will help us through information on how the new technologies of IBIS improved and updated. The materials are designed to provide accurate and authoritative information. We also would like to extend a very special thanks to distinguished faculty of speakers who are experienced with the nuances and application of the IBIS models.

After a full day of new technologies and information update, we are sure that the experience of taking part in the seminar will be enriching. We eagerly await your participation in the seminar.

Thanks and regards

Daniel Chang Regional Sales Director, ANSYS Taiwan

尊敬的各位專家,

我仅代表 ANSYS 歡迎您参加亞洲 IBIS 台灣峰會,這是我們的榮幸能成为今年 IBIS 台灣峰會的主要贊助商。我們感謝您從百忙之中抽出時間来參加本次研討會。

和你的期望一樣,本次研討會將有助於我們通過的 IBIS 来讨论如何对新的技術进行改進和更新的信息。这些咨讯将对新的設計提供準確,權威的资料。我們特別感謝各位傑出的论文演讲者并他们在 IBIS 模型應用方面详细的經驗总结和讨论。

經過一整天的新技術和新信息的讨论,我們相信,本次研討會將给我们提供豐富的 技术信息和經驗。我們熱切期待著您的參與研討會。

Daniel Chang

### AGENDA AND ORDER OF THE PRESENTATIONS

#### (The actual agenda might be modified)

8:15	IBIS SUMMIT MEETING AGENDA SIGN IN						
	- vendor Tables Open at 8:30						
9:00	<pre>Welcome - Lance Wang  (Vice-Chair IBIS Open Forum, IO Methodology, USA) - Daniel Chang  (ANSYS, ROC)</pre>						
9:20	<pre>Introducing IBIS 6.0</pre>						
9:50	IBIS Summary Documents						
10:20	BREAK (Refreshments and Vendor Tables)						
10:45	Modeling, Extracting and Verification of VCSEL Model for						
11:20	Anisotropic Substrate for IBIS-AMI Simulation						
12:00	FREE BUFFET LUNCH (Hosted by Sponsors) - Vendor Tables						

### AGENDA AND ORDER OF THE PRESENTATIONS (Continued)

<pre>13:30 More on IBIS Modeling for Load-Dependent Current-Mode Differential Drivers Lance Wang (IO Methodology, USA)</pre>	•••	39				
14:00 An Advanced Behavioral Buffer Model With Over-Clocking Solution Yingxin Sun and Raymond Y. Chen (Cadence Design Systems, USA)	•••	45				
14:40 <b>Combined I-V Table Checking Problem</b>	•••	57				
15:10 BREAK (Refreshments and Vendor Tables)	BREAK (Refreshments and Vendor Tables)					
15:30 IBIS Model for IO-SSO Analysis	•••	65				
16:10 Concluding Items						
16:30 END OF IBIS SUMMIT MEETING						



































Unofficial Keyword Hierarchy Tree					
with Extra Information					
ross_6_0_tree.txt - Notepad			_6>		
[Component] (m)	(2.2) of location * :	Tining Jacobias a			
[Manufacturer] [Package] [Pin]	R_pkg, L_pkg, C, signal_name, mo L_pin, C_pin	_pkg del_name, R_pin,			
I ackage Hoderij	Models] (m) (4	2)	(mi): multiple locations for		
[End Alterna	te Package Models]	~/	Commont Charl		
[Pin Mapping]	<pre>(2.1) pulldown_ref, p gnd_clamp_ref, (4.2) ext_ref</pre>	ullup_ref, power_clamp_ref,	[Comment Char]		
[Diff Pin]	<li>(2.1) inv_pin, vdiff, tdelay_min, tde</li>	tdelay_typ, lay_max			
[Repeater Pin] [Series Pin Mapping]	<pre>(6.0) tx_non_inv_pin (3.2) pin_2, model_na function_table_</pre>	ume, .group	(m), multiple times		
[Series Switch Groups]	(3.2) On (m), Off (m)		(m): multiple times		
[Node Declarations]   [End Node Declarat	(4.2) ions]				
[circuit call]	<ul> <li>(4.2) Signal_pin, Dif</li> <li>Series_pins, Pol</li> <li>(6.0) Converter_Param</li> </ul>	f_signal_pins, rt_map (m) eters (m)			
[End Circuit call]			(x.y): when added at major		
[Begin EMI Component]	(5.1) Domain *, Cpd, C_Heatsink_floa	C_Heatsink_gnd, It	$v_{\text{orsion}} [1, 1] (blank) [2, 1, 3, 2]$		
[Pin EMI]   [Pin Domain EMI]   [End EMI Component	domain_name, cl percentage ]	ock_div	version [1.1 (blank), 2.1, 3.2,		
[Model selector] (m)	(3.2)		4.2.5.1.6.01		
[Model] (m)	Model_type *, Pr Vinl, Vinh, C_c (2.1) Vmeas, Cref, Rr (4.2) C_comp_pullup, C C_comp_power_cl. Rref_diff, Cref	olarity *, Enable *, comp, ef, vref C_comp_pulldown, amp, C_comp_gnd_clamp, _diff			
[Model Spec]	(3.2) vinh, vinl, vinl, vinl vinl-, S_oversh s_overshoot_low D_overshoot_low Pulse_high, Pul vmeas.	h+, Vinh-, Vinl+, not_high, , D_overshoot_high, , D_overshoot_time, se_low, Pulse_time,	at end		
	<ul> <li>(4.2) cref, kref, vre Cref_falling, k Rref_falling, v vref_falling, v vref_falling, v vref_falling, k Rref_diff, cref, (5.1) weak_R, weak_I, veesk_R, weak_I,</li> </ul>	if, cref_rising, iref_rising, meas_rising, meas_rising, i_diff, weak_v, a b. p overshoot area 1			
	D_overshoot_amp	1_h, D_overshoot_amp1_1			
🟹 Start 🛛 🕹 🚺 🌈 🍃 🚺 🧾 🚺	P.		🗹 💲 🧓 🖓 🖓 12:08 PM 📃		











IBIS-AMI Reserved Parameters							
and Allowable Data Types							
الله الله الله الله الله الله الله الله							
	Table 31 – Allowable Data T	ypes for Re	eserved	Paramete	rs		
	Reserved Parameter	El4	TIT	Di	ita Type	Deslar	
		Float		Integer	String	Boolean	
	AMI_Version <sup>4</sup>				X		
	DLL_ID <sup>3</sup>				X		
	DLL_Path'				X		
	GetWave_Exists					X	
	Ignore_Bits <sup>2</sup>			Х			
	Init_Returns_Impulse					Х	
	Max_Init_Aggressors			Х			
	Repeater_Type <sup>3</sup>				Х		
	Rx_Clock_PDF	Х	X				
	Rx_Clock_Recovery_DCD <sup>3</sup>	Х	X				
	Rx_Clock_Recovery_Dj <sup>3</sup>	Х	X				
	Rx_Clock_Recovery_Mean <sup>3</sup>	Х	X				
	Rx Clock Recovery Rj <sup>3</sup>	Х	X				
	Rx Clock Recovery Sj <sup>3</sup>	Х	X				
	Rx DCD <sup>3</sup>	Х	X				
	- Rx Dj <sup>3</sup>	х	x				
	Rx Noise <sup>3</sup>	X					





Agilent Technologies















# VCSEL Modeling and Extraction VCSEL Extraction

- Extraction Basics
  - <u>VCSEL's performance</u> ↔ <u>Parameter values in rate equations</u>
  - Measured curves
    - LI ~ Po(I; T)
      - Measured stationary, shows the relationship between input current and the output power under different ambient temperature
    - VI  $\sim$  V(I; T)
      - Measured stationary, shows the relationship between input current and the voltage for connection, also with effect of ambient temperature
    - Frequency response ~ H(w)
      - Measured stationary, shows the frequency response, reveals the signal transmission characteristics

Agilent Technologies

## VCSEL Modeling and Extraction VCSEL Extraction

- Extraction Method
  - Curve Fitting Algorithm
    - LS curve fitting
      - Just solve the matrix equations
      - Suitable for simple relationship equations, such as the polynomial
      - Accurate and less time cost
    - Minimal gradient curve fitting
      - Try to find the certain set of values which can generate the smallest error
      - Suitable for more complex equations, especially with iterations
      - · Need some pre-knowledge of the range of the parameters
      - More time cost for accuracy

#### Agilent Technologies























































<b>ANSYS</b>	<b>M</b> SYS Any parametric analysis						
		-					
🔥 DOE - Workbench							
File View Tools Units	Help						
New 🔐 Open 🖬 Save	😹 Save As 👔 Import 🕸 Preview Design of Experiments 🤌 Upda	ite Design of Experiments   🍣 Reconnect 🛛 🥔 Refresh Project 🥠 Up	date Project 1% Resume 11 Update Al Design Points G Project G Compact Mode				
IDECOX = X	Project Schematic	Fropendes of Schemadic B2: Design of Experiments	- * B				
El Component Systems	• A	1 Property	Value				
Oustom Systems	2 Ph Designer	2 = General					
E Design Exploration	> 3 🖗 Parameters	3 Cell ID Design of	of Experiment				
Goal Driven Optimization	Transient	4 = Design Points					
Response Surface		5 Preserve Design Points After DX Run					
🚂 Six Sigma Analysis		6 = Design of Experiments					
	Parameter Set	7 Design of Experiments Type	Central Composite Design				
		8 Design Type	Auto Detined				
	₩	What does it do?					
	1 🥹 Goal Driven Optimization						
	2 Design of Experiments						
	4 O Cottinization	<ul> <li>Design of Experi</li> </ul>	ments $(DOF)$				
	Gnal Driven Ontimization	Design of Experi					
		<ul> <li>Besponse Surface</li> </ul>	ce Modeling				
			·				
	- C	•Six Sigma Analy	sis				
	1 🚮 Six Sigma Analysis						
	2 🛄 Design of Experiments (SSA) 🗸						
	3 Response Surface (SSA) 🦩	Viewelteele					
	4 🌆 Sx Sigma Analysis 🔍 🖌	•visual tools					
	Stx Sigma Analysis	Soncitivity D	lote				
		-Sensitivity F	1015				
		•Correlation I	Matrices				
•Parallel charts w Pareto Front display							
22 © 2011 A	22 © 2011 ANSYS, Inc. November 3, 2013						




![](_page_37_Figure_1.jpeg)

![](_page_38_Picture_1.jpeg)

![](_page_38_Figure_2.jpeg)

![](_page_39_Figure_1.jpeg)

![](_page_39_Figure_2.jpeg)

![](_page_40_Figure_1.jpeg)

![](_page_40_Figure_2.jpeg)

![](_page_41_Figure_1.jpeg)

![](_page_41_Figure_2.jpeg)

![](_page_42_Figure_1.jpeg)

![](_page_42_Figure_2.jpeg)

![](_page_43_Figure_1.jpeg)

![](_page_43_Picture_2.jpeg)

![](_page_44_Picture_1.jpeg)

![](_page_44_Figure_2.jpeg)

![](_page_45_Figure_1.jpeg)

![](_page_45_Figure_2.jpeg)

![](_page_46_Figure_1.jpeg)

![](_page_46_Figure_2.jpeg)

![](_page_47_Figure_1.jpeg)

![](_page_47_Figure_2.jpeg)

![](_page_48_Figure_1.jpeg)

![](_page_48_Figure_2.jpeg)

![](_page_49_Figure_1.jpeg)

![](_page_49_Figure_2.jpeg)

![](_page_50_Figure_1.jpeg)

![](_page_50_Figure_2.jpeg)

![](_page_51_Figure_1.jpeg)

![](_page_51_Figure_2.jpeg)

![](_page_52_Figure_1.jpeg)

![](_page_52_Figure_2.jpeg)

![](_page_53_Figure_1.jpeg)

- The proposed over-clocking solution can be implemented into an advanced IBIS model, which is a SPICE netlist with <u>integrated model</u> <u>data and simulation algorithm</u>.
- The proposed over-clocking solution can also be implemented into an advanced IBIS simulator to automatically handle the windowing of both V/T and I/T data.

![](_page_53_Figure_4.jpeg)

![](_page_53_Figure_5.jpeg)

![](_page_54_Figure_1.jpeg)

![](_page_54_Figure_2.jpeg)

![](_page_55_Figure_1.jpeg)

![](_page_55_Picture_2.jpeg)

![](_page_56_Picture_1.jpeg)

![](_page_56_Picture_2.jpeg)

![](_page_57_Figure_1.jpeg)

![](_page_57_Picture_2.jpeg)

![](_page_58_Figure_1.jpeg)

![](_page_58_Figure_2.jpeg)

![](_page_59_Figure_1.jpeg)

![](_page_59_Figure_2.jpeg)

![](_page_60_Figure_1.jpeg)

![](_page_60_Figure_2.jpeg)

![](_page_61_Figure_1.jpeg)

![](_page_61_Figure_2.jpeg)

Checking bug   40a.ibs			
IBISCHK5 V5.1	.2		
Checking bug1	40a.ibs for IBIS 3.2 Compatibility		
NOTE (line NOTE (line NOTE (line NOTE (line 1 NOTE (line 1	<ul> <li>39) - Pulldown Typical data is non-monotonic</li> <li>42) - Pulldown Minimum data is non-monotonic</li> <li>42) - Pulldown Maximum data is non-monotonic</li> <li>35) - Pullup Typical data is non-monotonic</li> <li>37) - Pullup Maximum data is non-monotonic</li> </ul>		
WARNING - Com Errors : 0	bined Pulldown for Model: iobuf Maximum data is non-monotonic		
Warnings: 1 File Passed			
Page 13	© 2013 Teraspeed Consulting Group LLC CONSUL		

![](_page_62_Figure_2.jpeg)

![](_page_63_Picture_1.jpeg)

![](_page_64_Picture_1.jpeg)

Agenda			
What is IO-SSO?	۲		
Missing Components in Traditional IO-SSO Analysis	۲		
Accurate On-die and Package Effects in IBIS Models	۲		
Creating IBIS Models with On-die Interconnect	۲		
Case Study – IO-SSO Analysis with IBIS Models	۲		
Summary	۲		

![](_page_65_Figure_1.jpeg)

![](_page_65_Figure_2.jpeg)

![](_page_66_Figure_1.jpeg)

![](_page_66_Figure_2.jpeg)

![](_page_67_Figure_1.jpeg)

![](_page_67_Figure_2.jpeg)

## Asia IBIS Summit 2012

- Chip PDN model is crucial for IO-SSO analysis.
- Without Chip PDN model, artificially large power /ground noise impact the signal waveform significantly
- Chip PDN is responsible to filter high frequency noise
- On-die RC or better distributed chip PDN model can yield realistic power/ground noise analysis

![](_page_68_Figure_6.jpeg)

![](_page_68_Figure_7.jpeg)

![](_page_69_Figure_1.jpeg)

![](_page_69_Figure_2.jpeg)

![](_page_70_Figure_1.jpeg)

![](_page_70_Figure_2.jpeg)

![](_page_71_Figure_1.jpeg)

![](_page_71_Figure_2.jpeg)
## Creating IBIS Models with On-die Interconnect (4/4)

## Define [Pin] and [Node Declarations]

- When a [Circuit Call] keyword defines any connections that involve one or more die pads (and consequently pins), the corresponding pins on the [Pin] list must use the reserved word "CIRCUITCALL" in the third column instead of a model name.
- [Node Declaration] provides a list of internal die nodes and/or die pads for a [Component] to make unambiguous interconnection descriptions possible

[Node Declarations]| Must appear before any [Circuit Call] keyword| Die nodes:pu1 pd1 io1p io1 in1 en1 outin1| List of die nodespu2 pd2 io2p io2 in2 en2 outin2| List of die nodespu3 pd3 io3p io3 in3 en3 outin3| List of die nodes[End Node Declarations]











## Summary

- For tighter timing and noise budgets in LPDDR3 or DDR4, system level IO-SSO analysis is helpful for design margin assessment
- IBIS 5.1 models may include power-aware IO buffer, chip P/G/S from IOs to bump pads, and arbitrary package models
  - existing IBIS syntax is applied (using [External Circuit])
  - additional techniques using ISS within the IBIS model are being discussed in committee
- The approach described allows chip vendors to deliver more complete IBIS models to their customers to enable faster and more accurate product design verification