A decorative graphic on the left side of the slide, consisting of a grid of squares. Some squares are solid blue, while others contain images of electronic components: a red textured square, a green circuit board, a blue component, and a colorful microchip.

Model Connectivity in PDN Analysis for 3D-SiP

Asian IBIS Summit

Yokohama, Japan

November 18, 2011

Brad Brim / Sigrity, Inc.


Yutaka Honda / ATE Service Corp.

Outline

- 3D-SiP PDN analysis
- Interference issues in PDN
- PDN modeling strategy
- Model connectivity
- Case studies


PDN in 3D-SiP

Distributed dies




Shared/isolated PG mesh
on Silicon Interposer

Stacked dies




Vertical PG paths
by TSV




Wirebond connections
from package

Power Integrity Assessment

On-die decoupling effect




Frequency domain Characteristics




System operation

SSO impact



Time domain Noise analysis



Interference Issues in PDN

➤ Influence from adjacent circuits




➤ Die location dependency



➤ Coupling through Package

➔ Simulation needs to efficiently reflect conjunctions between those “elements.”

Influence from Adjacent Circuits



$$\Delta V_i = I_i \times Z_{ii} + \sum_{j \neq i} I_j \times Z_{ij}$$


Input Impedance

$$Z_{ii} = \frac{V_i}{I_i}$$

Transfer Impedance

$$\sum_j Z_{ij} = \sum_j \frac{V_i}{I_j}$$

Die Location Dependency




Transfer Impedance : $Z_{BA} < Z_{DC}$

3D-SiP structure trade-off

- Wide IO band width with less power consumption
- Tighter interaction between dies in a localized PDN

Coupling through Package




High loss chip PDN


- Power rail noise is spread out thru package.
- Effective area of on-chip decap is limited.

System-level Co-simulation Workflow


1. Noise Source Generation




2. Chip Model Generation




Package/Board design



3. Package/Board Model Generation



4. Model Organization




PDN Modeling Strategy

- Model resolution
- Chip-centric observation
- Model connectivity


Model Resolution

Pin location resolution



- Power/ground pin characteristics are sensitive to the structure.



Circuit (cell/block) placement resolution



- Simulation priority
 - accuracy with detailed placement
 - faster run time with rough floor plan


Chip-centric Observation

- Nodes/Ports on the device layer are necessary as well as bump/pad layer.



Model Connectivity

- The model connection scheme affects simulation resolution and accuracy.
- Per-pin connection is important in order to predict localized propagation/distribution of PDN behavior of 3D-SiP.



Example : Automat
for wrap

Unified Protocol for Model Connections

In order to achieve ...

- Automation in simulation setup.
 - ease of use, reduction of engineering time.
- Mixed simulation environment.
 - various model resources and methodology.

Example of Proposed MCPTM (Model Connection Protocol)

```
.subckt package p1 p2 p3 g1 g2 g3 s1 s2
```

* [MCP Begin]

* [MCP Ver] 1.1

* [Structure Type] PKG

* [MCP Source] package extraction tool

* [Coordinate Unit] um

* [Connection] chip U1 5

* [Connection Type] DIE

* [Power Nets]

* A1	p1	VDD	0	0
------	----	-----	---	---

* C3	p2	VDD	200	200
------	----	-----	-----	-----

* [Ground Nets]

* A3 q1 VSS 0 200

* C1 q2 VSS 200 0

* [Signal Nets]

	B2	s1	IO1	100	100
--	----	----	-----	-----	-----

* [Connection] board U2 3

* [Connection Type] PCB

* [Power Nets]

* a1 p3 VDD 0 0

* c3 p3 VDD 1000 1000

* [Ground Nets]

```
*      a3  q3  VSS      0 1000
```

```
*      c1  q3  VSS  1000    0
```

* [Signal Nets]

*	b2	s2	l01	500	500
---	----	----	-----	-----	-----

* [MCP End]


```

--- SPICE contents ---

```


```
.ends
```

pin_name	node_name	net	coordinate
----------	-----------	-----	------------




Connection Density Control

- The difference of node resolution between the models can be handled in MCP™.
- But it is desired that a model have the the same pin resolution as the destination circuit.



Previous Discussions

- *“Model Connection Protocols for Chip-Package-Board System-level Analysis”*
Sigrity, Inc.
IBIS Summit, DAC / July.28, 2009
- *“An Introduction to Model Connection Protocols”*
Sigrity, Inc.
IBIS Summit, DesignCon / Feb. 4, 2010
- *“Model Connection Protocol extensions for Mixed Signal SiP”*
Cadence Design Systems, Inc.
IBIS Summit, Tokyo / Nov. 15, 2010





3D-SiP Case Studies : Location dependency

Port location
in Chip-A/C layout (top view)


■ Port1-1_	■ Port1-2_
■ Port2-1_	■ Port2-2_
■ Port3-1_	■ Port3-2_
■ Port4-1_	■ Port4-2_
■ Port5-1_	■ Port5-2_
■ Port6-1_	■ Port6-2_
■ Port7-1_	■ Port7-2_
■ Port8-1_	■ Port8-2_

Z Amplitude (Ohm)

Input Impedance



1,500 pins
connection
for one power net




3D-SiP Case Studies : Die stacking scheme



- Virtual model connections for what-if analysis can be easily performed by MCP™ utilization.

Z Amplitude (Ohm)

Input Impedance seen from Chip-A



Observation port



Thank You!

