**ASIAN IBIS SUMMIT (Yokohama, Japan)**

**Friday November 18, 2011, 13:00 to 18:00**

Organizational Sponsors:

 **Japan Electronics and Information Technology Industries Association (JEITA),**

 **IBIS Open Forum**

Sponsors:

**ANSYS**

**ATE Service Corporation (Sigrity)**

**Cadence Design Systems,**

**Mentor Graphics Corporation,**

**Zuken**

13:00 **SIGN IN**

13:30 **Meeting Welcome**

 Yasutaka Otake (Toshiba, JEITA EC Center, Japan)

 Bob Ross (Teraspeed Consulting Group, USA)

13:40 **IBIS Update and Parsers**

 Bob Ross (Teraspeed Consulting Group, USA)

14:10 **Quality of S-parameter Models**

 Yuriy Shlepnev (Simberian, USA)

14:40 **IBIS Model as De-Facto Standard**

 Kazuhiko Kusunoki\* and WenLiang Dai\*\* (\*Wadow Co., Japan, \*\*Xpeedic, China)

15:10 **DDR3 SI/PI Analysis Using IBIS5.0**

 Shintaro Ohtani (Fujitsu Semiconductor, Japan)

15:40 **BREAK**

15:55 **IBIS AMI Seen from User's Viewpoint**

 Shinichi Maeda (KEI Systems, Japan)

16:15 **Analyzing Crosstalk's Impact on BER Performance:** **Methods and Solutions**

 Minoru Ishikawa (Mentor Graphics Corporation, Japan)

16:50 **Supporting External Circuit as Spice or S-parameters in Conjunction with**

**I-V/V-T Tables**

 Kent Drumstad\*#, Adge Hawes\*##, Taranjit Kukal\*\*###, Feras Al-Hawari\*\*#,

Ambrish Varma\*\*#, and Terry Jernberg\*\*#

 (\*IBM, #USA, ##United Kingdom, \*\*Cadence Design Systems, ###India, #USA)

17:25 **Model Connectivity in PDN Analysis for 3D-SiP**

 Brad Brim\* and Yutaka Honda\*\* (\*Sigrity, USA, \*\*ATE Service Corporation, Japan)

17:55 **Concluding Items**

18:00 **END OF MEETING**