#### WELCOME FROM MICHAEL MIRMAK, INTEL CORPORATION

On behalf of the IBIS Open Forum, I would like to welcome you to the first Taipei Asian IBIS Summit. The IBIS Open Forum has long been aware of a significant and growing interest in signal and power integrity analysis here, and we are very happy to finally have an opportunity to meet and interact face-to-face. Our goal is to help build a healthy relationship between IBIS users and providers across the globe through technical exchanges. Summits like these help ensure that IBIS standards and solutions can keep pace with the needs of the IBIS community worldwide.

We are grateful to our generous co-sponsors for their assistance in making these events possible and hope that you will encourage them to continue their support as we plan for future summits here.

These Summits are simply one part of the IBIS Open Forum's ongoing activities. We host on-line discussions over our e-mail reflectors and during our teleconference meetings throughout the year. IBIS and the specifications it manages can only advance through the active involvement of its members and supporters worldwide. We invite and encourage your participation.

We hope that you enjoy the Summit and find the presentations and discussions useful. We wish you success.

#### Michael Mirmak Chair, IBIS Open Forum

我謹代表IBIS開放論壇, 歡迎您參加這次在台北舉行的亞洲IBIS技術研討會。 IBIS開放論壇的早已知道信號和電源完整性分析技術在這裡正在飛速的發展, 我 們非常高興終於有機會和大家見面和進行面對面的交流。我們的目標是在全球範圍 內, 通過技術的交流, 從而建立一個完善的IBIS的使用者和提供者之間的關係。這 次的技術研討會議將有助於確保IBIS的標準和解決方案能夠跟上全球技術發展的需 求。

我們感謝各贊助單位對這個會議的經濟支持,並希望你們將來能繼續支持這個峰會 的順利召開。

每年的IBIS峰會僅僅是IBIS開放論壇正在進行的活動的一部分。我們邀請各位能積 極參與在我們的電子郵件論壇和電話會議上討論。 IBIS開放論壇和其規範的發展 依賴於全世界的工程師在信號和電源完整性的積極參與。

我們希望您能從此次峰會中發現有用的資料和討論。祝大家成功。

馬夢寬 IBIS峰會主席

### WELCOME FROM SOGO HSU, FOXCONN TECHNOLOGY GROUP

Welcome to the sixth annual Asian IBIS Summit in Taipei. On behalf of the Foxconn SRDTDC (Server Research and Development Technical Development Committee), it is such an honor to express my deepest appreciation to the IBIS group and the co-sponsors for making this event so successful.

Greater China is the most populous continent in the world, which implies there are many emerging opportunities for technological industries. Since the first Asian IBIS summit meeting back in 2005, this summit has been gathering signal integrity experts and engineers to discuss signal integrity and related technical issues.

As a dominant ODM supplier in server and/or storage product design, Foxconn Technology Group continues to pay close attention to well construction of IBIS standards and related the technical directions, to ensure delivery of high-reliability products. It is

encouraging for us to share a topic during the meeting this year about **Enforcement Passivity of S-parameter Sampled Frequency Data**. We hope that the topic will be inspiring, and we also sincerely welcome all your feedback and technical suggestions.

We trust that all the invited members today will find today's meeting to be a rewarding journey.

ShouKuo Sogo Hsu, Ph. D. Foxconn Technology Group

歡迎參加第六屆台北舉辦之亞洲IBIS開放論壇。在此, 謹代表鴻海科技集團伺服器 研發技委會, 很榮幸能夠對於IBIS協會組織以及各贊助單位, 對此次論壇能成功舉 行敬致謝忱。

大中華區已然成為全球人口最稠密之區域,而這也意味著對於科技產業的許多新興機會。自 2005 年,亞洲IBIS開放論壇持續每年聚集各界訊號完整性專家以及工程人員一齊探討相關議題。

做為伺服器/儲存器領域的主要 ODM 供應商,鴻海科技集團持續投注心力關注於 IBIS 標準以及科技發展方向,以確保提供高可靠度之產品。很榮幸能夠在今年度 會議中,受邀與大家分享有關<u>散射參數之無源性強制法</u>之主題。我們冀盼藉由此 題目之鼓舞,拋磚引玉,得到來自各位先進之迴響與技術建議。

相信今天的開放論壇議程,會讓各位與會先進,有一趟豐收之旅程。

許壽國 博士 鴻海科技集團

# AGENDA AND ORDER OF PRESENTATIONS

(The actual agenda might be modified)

	IBIS SUMMIT MEETING AGENDA
8:15	REFRESHMENTS & SIGN IN - Vendor Tables Open at 8:30
9:00	Welcome - Sogo Hsu (Foxconn Technology Group) - Michael Mirmak (Chair IBIS Open Forum, Intel Corporation)
9:20	<pre>Introducing IBIS</pre>
9:35	Point Reduction Method for IBIS Curves
10:05	BREAK (Refreshments and Vendor Tables)
10:25	IBIS for SSO Analysis
11:05	Correlating C_pin Capacitance with Measurements
11:30	Enforced Passivity of S-parameter Sampled Frequency Data 41 Wenliang Tseng, Sogo Hsu, Frank Y.C. Pai, and Scott C.S. Li (Foxconn Technology Group)
12:00	FREE BUFFET LUNCH (Hosted by Sponsors) - Vendor Tables

## AGENDA AND ORDER OF THE PRESENTATIONS (Continued)

- 14:10 Extending/Leveraging IBIS Constructs to Model High-Speed . . . . . 65 I/Os and Packages using AMI, Spice, and S-Parameters John Lin\*, Feras Al-Hawari\*\*, Taranjit Kukal\*\*, and Ambrish Varma\*\* (\*Flextronic and \*\*Cadence Design Systems)
- 14:40 BREAK (Refreshments and Vendor Tables)
- 15:30 Model Connection Protocol Extensions for Mixed Signal SiP . . . . 83 Taranjit Kukal\*, Wenliang Dai\*, Brad Brim\*\*, and Eiji Fujine\*\*\* (\*Cadence Design Systems, \*\*Sigrity, and \*\*\*Fujitsu VLSI Limited)
- 16:00 Concluding Items
- 16:30 END OF IBIS SUMMIT MEETING

\_\_\_\_\_







































































	SPICE transistor level model	IBIS model	
Contents	Detailed circuits and netlists     Device library, parameters     Related deign information	<ul><li>I-V/V-T for the final stage</li><li>Pin information</li></ul>	
Accuracy	Very good	Good for SI     ? for PI	
Format	<ul> <li>Usually, encrypted for outside IC vendors.</li> <li>Usually, NDA is necessary.</li> </ul>	Text file     Open format	
Simulation time	Typically, several to 10 times slower than IBIS	Much faster than SPICE model	
EDA tools Utilization	Specific simulator is necessary for encrypted models	Many SI/PI tools support.	






































































Page 41 of 93





Page 42 of 93





Page 43 of 93





Page 44 of 93





Page 45 of 93





Page 46 of 93





Page 47 of 93





Page 48 of 93









Page 50 of 93





<b>#1 AMI modeling barrier</b> Model Generation Time
AMI Modeling suppose to Speed-up System Design Cycle, BUT, Model-generation takes Significant Time & Resources System Vendors have to wait a LONG time before accurate AMI models become available
Note: Vendors with NO experience in AMI modeling are spending <u>6-12+ months</u> to come up with first-generation models
Models come very late in Design Cycle $ ightarrow$ used only for Validation, NOT Design
Page 3 Agilent Technologies EEsot 2010





Jan	Feb	Mar	Apr	May	Jun	Jul	Aug	Sep	Oct	Nov	Dec
latlab Library o Building FIR/IIR FFE/DFE CDR S-block Peaking	/C++ Moo f <u>Common</u> <u>Blocks</u> <u>Q</u> VGA etc.	del <u>sutomatic C++</u> <u>C++</u> Code <u>Automatic AM</u>	C++ code : on -> AMI ( <u>11 Generatio</u> Simulato	.dll, .ami <u>n</u> r Validati	) on						
Auto	mated Al	MI Flow									









ESL flow: TX Modeling Example (3)
Step-3: One-click AMI Code-Generation
Define Reserved and Model Specific Parameters -> Automatically configure appropriate AMI wrapper
Taps=1;0.2;0.4;0;0 [[1.2.4 0 0]] Gain=1
Shell Configuration Shell Type: [IBIS Algorithmic Modeling Interface AMI Model: customer_tx
AML Contiguration   AML Reserved Parameters   AML Model Specific Parameters   Model Type © LTL C NLTV © TX C RX   Inpulse Matrix   Y
Output Port Mapping     Sample Interval       Waveform     Output
One-click AMI
Agilent Technologies








































































































Model	Connection Protocol
extensi	ons for Mixed Signal SiP
Taran	jit Kukal ( <u>kukal@cadence.com</u> )
Dr. W	enliang Dai ( <u>wldai@cadence.com</u> )
Brad	Brim ( <u>bradb@sigrity.com</u> )
assis	ted by Eiji Fujine Fujitsu VLSI Limited
Prese	nted by: Kevin Liu – Cadence
Note: P	reviously presented at IBIS Summit in China Nov. 9
Asian IBIS Summ	nit 📀
Taipei, Taiwan	cadence FUITS









































