

## WELCOME FROM MICHAEL MIRMAK, INTEL CORPORATION

On behalf of the IBIS Open Forum, I would like to welcome you to the first Taipei Asian IBIS Summit. The IBIS Open Forum has long been aware of a significant and growing interest in signal and power integrity analysis here, and we are very happy to finally have an opportunity to meet and interact face-to-face. Our goal is to help build a healthy relationship between IBIS users and providers across the globe through technical exchanges. Summits like these help ensure that IBIS standards and solutions can keep pace with the needs of the IBIS community worldwide.

We are grateful to our generous co-sponsors for their assistance in making these events possible and hope that you will encourage them to continue their support as we plan for future summits here.

These Summits are simply one part of the IBIS Open Forum's ongoing activities. We host on-line discussions over our e-mail reflectors and during our teleconference meetings throughout the year. IBIS and the specifications it manages can only advance through the active involvement of its members and supporters worldwide. We invite and encourage your participation.

We hope that you enjoy the Summit and find the presentations and discussions useful. We wish you success.

Michael Mirmak  
Chair, IBIS Open Forum

我謹代表IBIS開放論壇，歡迎您參加這次在台北舉行的亞洲IBIS技術研討會。

IBIS開放論壇的早已知道信號和電源完整性分析技術在這裡正在飛速的發展，我們非常高興終於有機會和大家見面和進行面對面的交流。我們的目標是在全球範圍內，通過技術的交流，從而建立一個完善的IBIS的使用者和提供者之間的關係。這次的技術研討會議將有助於確保IBIS的標準和解決方案能夠跟上全球技術發展的需求。

我們感謝各贊助單位對這個會議的經濟支持，並希望你們將來能繼續支持這個峰會的順利召開。

每年的IBIS峰會僅僅是IBIS開放論壇正在進行的活動的一部分。我們邀請各位能積極參與在我們的電子郵件論壇和電話會議上討論。IBIS開放論壇和其規範的發展依賴於全世界的工程師在信號和電源完整性的積極參與。

我們希望您能從此次峰會中發現有用的資料和討論。祝大家成功。

馬夢寬  
IBIS峰會主席

## WELCOME FROM SOGO HSU, FOXCONN TECHNOLOGY GROUP

Welcome to the sixth annual Asian IBIS Summit in Taipei. On behalf of the Foxconn SRDTDC (Server Research and Development Technical Development Committee), it is such an honor to express my deepest appreciation to the IBIS group and the co-sponsors for making this event so successful.

Greater China is the most populous continent in the world, which implies there are many emerging opportunities for technological industries. Since the first Asian IBIS summit meeting back in 2005, this summit has been gathering signal integrity experts and engineers to discuss signal integrity and related technical issues.

As a dominant ODM supplier in server and/or storage product design, Foxconn Technology Group continues to pay close attention to well construction of IBIS standards and related the technical directions, to ensure delivery of high-reliability products. It is encouraging for us to **share** a topic during the meeting this year about **Enforcement Passivity of S-parameter Sampled Frequency Data**. We hope that the topic will be inspiring, and we also sincerely welcome all your feedback and technical suggestions.

We trust that all the invited members today will find today's meeting to be a rewarding journey.

ShouKuo Sogo Hsu, Ph. D.  
Foxconn Technology Group

歡迎參加第六屆台北舉辦之亞洲IBIS開放論壇。在此，謹代表鴻海科技集團伺服器研發技委會，很榮幸能夠對於IBIS協會組織以及各贊助單位，對此次論壇能成功舉行敬致謝忱。

大中華區已然成為全球人口最稠密之區域，而這也意味著對於科技產業的許多新興機會。自 2005 年，亞洲IBIS開放論壇持續每年聚集各界訊號完整性專家以及工程人員一齊探討相關議題。

做為伺服器/儲存器領域的主要 ODM 供應商，鴻海科技集團持續投注心力關注於 IBIS 標準以及科技發展方向，以確保提供高可靠度之產品。很榮幸能夠在今年度會議中，受邀與大家分享有關**散射參數之無源性強制法**之主題。我們冀盼藉由此題目之鼓舞，拋磚引玉，得到來自各位先進之迴響與技術建議。

相信今天的開放論壇議程，會讓各位與會先進，有一趟豐收之旅程。

許壽國 博士  
鴻海科技集團

## AGENDA AND ORDER OF PRESENTATIONS

(The actual agenda might be modified)

---

I B I S S U M M I T M E E T I N G A G E N D A

8:15	REFRESHMENTS & SIGN IN - Vendor Tables Open at 8:30	
9:00	Welcome - Sogo Hsu (Foxconn Technology Group) - Michael Mirmak (Chair IBIS Open Forum, Intel Corporation)	
9:20	<b>Introducing IBIS</b> . . . . . Michael Mirmak (Intel Corporation)	5
9:35	<b>Point Reduction Method for IBIS Curves</b> . . . . . Lance Wang (IO Methodology)	9
10:05	BREAK (Refreshments and Vendor Tables)	
10:25	<b>IBIS for SSO Analysis</b> . . . . . Haisan Wang, Joshua Luo, Jack Lin, and Zhangmin Zhong (Sigurity)	19
11:05	<b>Correlating C<sub>pin</sub> Capacitance with Measurements</b> . . . . . Randy Wolff (Micron Technology)	33
11:30	<b>Enforced Passivity of S-parameter Sampled Frequency Data</b> . . . . . Wenliang Tseng, Sogo Hsu, Frank Y.C. Pai, and Scott C.S. Li (Foxconn Technology Group)	41
12:00	FREE BUFFET LUNCH (Hosted by Sponsors) - Vendor Tables	

## AGENDA AND ORDER OF THE PRESENTATIONS (Continued)

13:30	<b>Automated AMI Model Generation &amp; Validation . . . . .</b>	<b>51</b>
	Jose Luis Pino*, Amolak Badesha*, Manuel Luschas**, Antonis Orphanou**; and Halil Civit** (*Agilent Technologies and **NetLogic Microsystems)	
14:10	<b>Extending/Leveraging IBIS Constructs to Model High-Speed . . . . .</b>	<b>65</b>
	I/Os and Packages using AMI, Spice, and S-Parameters John Lin*, Feras Al-Hawari**, Taranjit Kukal**, and Ambrish Varma** (*Flextronic and **Cadence Design Systems)	
14:40	BREAK (Refreshments and Vendor Tables)	
15:00	<b>IBIS-ISS: What Is It and What It Means to You . . . . .</b>	<b>77</b>
	Michael Mirmak (Intel Corporation)	
15:30	<b>Model Connection Protocol Extensions for Mixed Signal SiP . . . . .</b>	<b>83</b>
	Taranjit Kukal*, Wenliang Dai*, Brad Brim**, and Eiji Fujine*** (*Cadence Design Systems, **Sigrity, and ***Fujitsu VLSI Limited)	
16:00	Concluding Items	
16:30	END OF IBIS SUMMIT MEETING	

---



## Introducing IBIS

Michael Mirmak  
Intel Corporation  
Chair, IBIS Open Forum

馬夢寬  
英特爾公司  
IBIS 委員會主席

Asian IBIS Summit Taipei  
November 12, 2010

台北 IBIS 技術研討會  
2010 年 11 月 12 日

1

## Legal Disclaimer

**Notice:** This document contains information on products in the design phase of development. The information here is subject to change without notice. Do not finalize a design with this information. Contact your local Intel sales office or your distributor to obtain the latest specification before placing your product order.

INFORMATION IN THIS DOCUMENT IS PROVIDED IN CONNECTION WITH INTEL® PRODUCTS. EXCEPT AS PROVIDED IN INTEL'S TERMS AND CONDITIONS OF SALE FOR SUCH PRODUCTS, INTEL ASSUMES NO LIABILITY WHATSOEVER, AND INTEL DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY RELATING TO SALE AND/OR USE OF INTEL PRODUCTS, INCLUDING LIABILITY OR WARRANTIES RELATING TO FITNESS FOR A PARTICULAR PURPOSE, MERCHANTABILITY, OR INFRINGEMENT OF ANY PATENT, COPYRIGHT, OR OTHER INTELLECTUAL PROPERTY RIGHT. Intel products are not intended for use in medical, life saving, or life sustaining applications. Intel may make changes to specifications, product descriptions, and plans at any time, without notice.

All products, dates, and figures are preliminary for planning purposes and are subject to change without notice.

Designers must not rely on the absence or characteristics of any features or instructions marked "reserved" or "undefined." Intel reserves these for future definition and shall have no responsibility whatsoever for conflicts or incompatibilities arising from future changes to them.

The Intel products discussed herein may contain design defects or errors known as errata which may cause the product to deviate from published specifications. Current characterized errata are available on request.

Copies of documents which have an order number and are referenced in this document, or other Intel literature, may be obtained by calling 1-800-548-4725, or by visiting Intel's website at <http://www.intel.com>.

Intel and the Intel logo are trademarks of Intel Corporation in the U. S. and other countries.

Copyright © 2010, Intel Corporation. All rights reserved.

\*Other names and brands may be claimed as the property of others.

2

\* Other names and brands may be claimed as the property of others



## Agenda



- IBIS – A Review
- Specifications and Technologies
- How Changes Are Made
- How to Get Involved
- References


3

\* Other names and brands may be claimed as the property of others



## IBIS – A Review

- IBIS – I/O Buffer Information Specification, Ver. 5.0
  - Standardized as ANSI/EIA\* 656-B, IEC\* 62014
  - Managed by the IBIS Open Forum
  - Originally analog: resistance, transition speed, capacitance
  - Package modeling included in early revisions



- Extended in recent years
  - AMS: Verilog-A, Verilog-AMS, VHDL-AMS support
  - AMI: Algorithmic Modeling Interface for advanced SerDes

4

\* Other names and brands may be claimed as the property of others



## Specifications and Technologies

- IBISCHK5: Free IBIS Syntax Checker and Parser
  - [www.eda.org/ibis/ibischk5/](http://www.eda.org/ibis/ibischk5/)
- IBIS Quality Specification
  - Defines a structured rating system for IBIS models
- Touchstone 2.0
  - Network parameter descriptions (e.g., S-parameters)
- IBIS Interconnect Modeling (ICM) Specification
  - Generic transmission line modeling format
  - Also links to S-parameters through Touchstone

5

\* Other names and brands may be claimed as the property of others



## How Changes Are Made

- BIRDs: Buffer Issue Resolution Documents
  - Change proposals for the IBIS specification
  - Submitted by individuals or Task Groups
  - If approved by IBIS Open Forum, included in future IBIS specification versions
- BUGs: IBIS Parser issues
  - Violations of the specification, unexpected behaviors or requests for improvement
  - Usually submitted by individuals
- TSIRDs: Touchstone Issue Resolution Documents
  - Similar to BIRDs, but for Touchstone 2.0

6

\* Other names and brands may be claimed as the property of others



## How to Get Involved

- E-mail Reflectors – Discussion welcome!
  - [ibis@eda.org](mailto:ibis@eda.org) for administration and change updates
  - [ibis-users@eda.org](mailto:ibis-users@eda.org) for usage questions
  - To subscribe, write to [ibis-info@eda.org](mailto:ibis-info@eda.org)
- IBIS Open Forum teleconferences every 3 weeks
- Task Groups
  - Advanced Technology Modeling
  - Model Review (EDA vendors)
  - Interconnect
  - Quality

Your participation helps IBIS provide the standard, unified solutions needed by industry!

7

\* Other names and brands may be claimed as the property of others



## References

- IBIS Web site: [www.eda.org/ibis/](http://www.eda.org/ibis/)
  - Links to Task Groups available there
- Specifications
  - IBIS 5.0: [www.eda.org/ibis/ver5.0/](http://www.eda.org/ibis/ver5.0/)
  - Touchstone: [www.eda.org/ibis/touchstone\\_ver2.0/](http://www.eda.org/ibis/touchstone_ver2.0/)
  - ICM: [www.eda.org/ibis/icm\\_ver1.1/](http://www.eda.org/ibis/icm_ver1.1/)
- BIRDS
  - [www.eda.org/ibis/birds/](http://www.eda.org/ibis/birds/)
- IBIS 4.0 Cookbook
  - [www.eda.org/ibis/cookbook/](http://www.eda.org/ibis/cookbook/)
- Training
  - [www.eda.org/ibis/training/](http://www.eda.org/ibis/training/)

8

\* Other names and brands may be claimed as the property of others





# Point Reduction Method for IBIS Curves

Lance Wang

[lwang@iometh.com](mailto:lwang@iometh.com)

Asian (China) IBIS Summit

Taipei, Nov. 12, 2010



(Presented previously at the IBIS Summit on November 9, 2010)

## Outline

- Point Reduction Introduction
- “Greatest Change” method
- Issue with “Greatest Change” method for IBIS curve representation
- The “Weighted Best Point” (WBP) method
- Conclusions

# Point Reduction Introduction

- What is Point Reduction method for?
  - In some situations, a set of data (e.g. waveform) can not satisfy a specification (e.g. IBIS) data limit without sacrifice of its accuracy. For an example, 10,000 extracted I-V curve data points for only 100 point limit in IBIS specification.
  - Point Reduction method intends to use algorithms for proper point number reduction with minimum sacrifices on its accuracy. It is about accurate representation of whole data set with limited data points
- IBIS Cookbook introduces two methods:
  - Points selected using a regular interval
  - Points selected using “greatest change” algorithm

Copyright © 2006-2010  
IO Methodology Inc.

3

# Point Reduction Introduction

## 5.3 Data Limiting

The IBIS version 2.1 through 3.2 specifications limit V-T tables to 100 points or rows of data total, for each corner, for the [Rising Waveform] and [Falling Waveform] keywords. This limit was extended to 1000 points in IBIS version 4.0. Similarly, I-V table tables are also limited to 100 points total, for each corner, for the [Pullup], [Pulldown], [POWER Clamp], and [GND Clamp] keywords.

These limitations mean that some sort of algorithm must be used to select which points from the raw data file are used in the final IBIS model, should the data file contain more points than the limit.

- Points selected using a regular interval
- Points selected using “greatest change” algorithm

The first of these simply selects data points at regular intervals. For example, if a V-T table data set containing 200 points, from 0 ns to 19 ns plus zero, the sequence would then be 0 ns, 2 ns, 4 ns, 6 ns, 8 ns, 10 ns, 12 ns, 14 ns, 16 ns, 18 ns, 19 ns, 0 ns.

While this method is simple to implement, it does not always result in the most accurate representation of the data. If a V-T table has settled by the 50<sup>th</sup> ns and added to the IBIS file, though the voltage information is not accurate until the 100<sup>th</sup> ns.

IBIS Open Forum

IBIS M

This is remedied by use of a “greatest change” algorithm, where each data point is added to the final IBIS table based on the degree of difference between it and surrounding points. In this way, more points in the final IBIS file will be expended on areas of the tables where large changes take place, such as inflections. Few points will be used on areas where the output does not change, such as the settled voltages before and after a V-T transition.

An example is shown in Figure 5.13 below. Note that “flat” or unchanging areas of the graph use few points, while curves and other rapidly changing features are represented with more points.





Figure 5.13 - Data Point Selection Example

From IBIS Cookbook

Copyright © 2006-2010  
IO Methodology Inc.

4

## Points selected using “a regular interval” – even spacing




Copyright © 2006-2010  
IO Methodology Inc.

5

## Points selected using “greatest change” algorithm

- Draw a line between the first and the last points; find the greatest difference (Y-axis) point between these two curves; add the third point there.

*How it works?*




Copyright © 2006-2010  
IO Methodology Inc.

6

## Points selected using “greatest change” algorithm

- Find next the greatest difference (Y-axle) and add 4<sup>th</sup> point

*How it works?*




Copyright © 2006-2010  
IO Methodology Inc.

7

## Points selected using “greatest change” algorithm

- Find next the greatest differences (Y-axle) and add 5<sup>th</sup> and 6<sup>th</sup> point

*How it works?*




Copyright © 2006-2010  
IO Methodology Inc.

8

## Points selected using "greatest change" algorithm

- And so on ...

*How it works?*




Copyright © 2006-2010  
IO Methodology Inc.

9

## Comparing two methods with Golden curve

- Golden curve
- Using "a regular interval" method – 12 points
- Using "Greatest Change" method – 6 points
- Using "Greatest Change" method – 12 points




Copyright © 2006-2010  
IO Methodology Inc.

10

## Comparing two methods with Golden curve

- Golden curve
- Using "a regular interval" method – 12 points
- Using "Greatest Change" method – 6 points
- Using "Greatest Change" method – 12 points



Copyright © 2006-2010  
IO Methodology Inc.

11

## Comparing two methods with Golden curve

- We got:
  - "a regular interval" method – even spacing
    - Simple and easy
    - Lack on the details
    - Accuracy is highly depended on space/point numbers
  - "greatest change algorithm" method
    - Higher accuracy on average
    - Good on the details
    - May have "too few" points in the certain areas and it could compacts the results of simulations

Copyright © 2006-2010  
IO Methodology Inc.

12


## Issue with “Greatest Change” method for IBIS curve representation

- The most of IBIS generation tools are using “Greatest Change” algorithm (so called “Best Point” too) now.
- It works fine with IBIS VT curve point reduction
  - The big part of reason is that VT curves are co-factor in simulation calculations. More details are better.
- Sometimes it causes inaccurate simulation result due to too few points in the working range in the IV curves

Copyright © 2006-2010  
IO Methodology Inc.

13


## A test case for the curves using “the greatest change” algorithm method



Copyright © 2006-2010  
IO Methodology Inc.

14


## A test case for the curves using “the greatest change” algorithm method




Copyright © 2006-2010  
IO Methodology Inc.

15

## The Weighted Best Point (WBP) method



- WBP method is a combination of “regular interval” and “greatest change” methods with more focuses on working range
  - Using “regular interval” for Area 3 (working range)
  - Using dedicated number of points with “greatest change” method for Area 3, 2 and 4 (detailed areas)
  - Using “greatest change” method for all areas.




The I-V curve with WBP method

Copyright © 2006-2010  
IO Methodology Inc.

16



## Test result with WBP processed IBIS model



Copyright © 2006-2010  
IO Methodology Inc.

17

## Conclusion

- Point Reduction method is needed for buffer I-V and V-T curve representations in IBIS format
- Both “Regular Interval” and “Greatest Change” algorithm methods have strong and weak areas
- WBP method combined both methods with focused areas. It improves the accuracy in IBIS simulations.
  - It is more effective for low-level signal buffer models


Copyright © 2006-2010  
IO Methodology Inc.

18

**THE MODELING SPECIALIST**






***We care about accuracy!***



# IBIS for SSO Analysis


**Asian IBIS Summit, November 12, 2010**  
**(Presented previously at Asian IBIS Summit, November 9, 2010)**  
Haisan Wang  
Joshua Luo  
Jack Lin  
Zhangmin Zhong



## Contents

- Traditional I/O SSO Analysis
- Buffer Model in SSO Simulation
- BIRD95 Introduction
- Summary


2



## Contents


- Traditional I/O SSO Analysis
- Buffer Model in SSO Simulation
- BIRD95 Introduction
- Summary

3




## Traditional I/O SSO Analysis

- The SSO/SSN problem:
  - PDN noise
  - Crosstalk




The diagram illustrates a PCB layout for signal and power/ground planes. It shows a red VCC plane at the top and a green VSS plane at the bottom. A signal path starts with pre-buffers (purple and blue triangles) connected to a transmission line (blue bar). A victim line (blue bar) is shown below the transmission line. A decoupling capacitor (Decap) and a voltage regulator module (VRM) are connected to the power/ground planes. A red waveform labeled 'Power/ground noise' is shown above the VCC plane. A red waveform labeled 'SSO xN' is shown on the transmission line. A blue waveform labeled 'Victim line' is shown on the victim line. Arrows indicate the direction of signal flow and noise coupling.

4




## Fundamentals of I/O SSO Mechanisms

- SSO is a combination of signal and power integrity issues
- Affects signal edge rate, timing and voltage margins
- System-level issue involving both packages and PCBs
- Multiple signal net crosstalk mechanisms – trace / via / pin
- Two components of PDS noise
  - PDS current supplied to devices
  - Return currents from I/Os
- BGA inductance presents a fundamental limitation on the PCB's PDS freq. range; the package is responsible for decoupling above that freq. region
- PCB layout can only do so much – it cannot solve package design problems




Blue - Single I/O switching results  
Red - Two I/Os switching results


5




## Case: DDR simulation VS measurement




Power disturbance (Simulated)



Power disturbance (Measured)




DQ waveform (Simulated)



DQ waveform (Measured)

Refer to: "<http://www.sigritry.com/papers/2008/65nm%20DDR%2010%20Paper%20May%202008.pdf>"


6



## Contents

- Traditional I/O SSO Analysis
- **Buffer Model in SSO Simulation**
- BIRD95 Introduction
- Summary

7



## Components for SSO Simulation

IO buffers

Package

Board

Circuit simulation

EDA Tool

System/set vendors need to obtain IO models from IC vendors.

Circuits

- Equivalent circuits  
- S-parameters

- Design (geometry)  
- Equivalent circuits  
- S-parameters

S-parameters

Design (geometry)

8

## Trade-off in IO buffer model

	SPICE transistor level model	IBIS model
Contents	<ul style="list-style-type: none"> <li>▪ Detailed circuits and netlists</li> <li>▪ Device library, parameters</li> <li>▪ Related deign information</li> </ul>	<ul style="list-style-type: none"> <li>▪ I-V/V-T for the final stage</li> <li>▪ Pin information</li> </ul>
Accuracy	Very good	<ul style="list-style-type: none"> <li>▪ Good for SI</li> <li>▪ ? for PI</li> </ul>
Format	<ul style="list-style-type: none"> <li>▪ Usually, encrypted for outside IC vendors.</li> <li>▪ Usually, NDA is necessary.</li> </ul>	<ul style="list-style-type: none"> <li>▪ Text file</li> <li>▪ Open format</li> </ul>
Simulation time	Typically, several to 10 times slower than IBIS	Much faster than SPICE model
EDA tools Utilization	Specific simulator is necessary for encrypted models	Many SI/PI tools support.



There may be some other choices, such as the current mirror circuit or VCR

9

## Requirements in SSO Simulation

- Easy setup
    - Hope to eliminate painful manual work
  - Fast runtime
    - Want to test various conditions ( corners, stimulus, ... )
    - Want to promptly reflect package/board design change
- SPICE transistor model may not fit.  
 → What about IBIS model ?

10





**SIGRITY**

## Contents

- Traditional I/O SSO Analysis
- Buffer Model in SSO Simulation
- **BIRD95 Introduction**
- Summary

13

**SIGRITY**

## Overview of BIRD95 Methodology

The diagram illustrates the BIRD95 methodology. It shows a circuit where a pre-driver (orange box) is connected to a node. This node is also connected to a pull-up transistor and a pull-down transistor (blue box), which are labeled as 'Original IBIS Components'. The current flowing into the node from the pre-driver is labeled  $I_{Pre-driver}$ . The current flowing out of the node through the pull-up transistor is labeled  $I_B$ . The node is connected to a fixture consisting of a resistor  $R_{fixture}$  and a voltage source  $V_{fixture}$ . The total current flowing out of the node through the fixture is labeled  $I_{Composite}$ . The pre-driver and pull-up/pull-down transistors are collectively labeled as 'Pre-circuits'.

- A new composite current  $I_{Composite}$  will be provided to show total P/G currents, based on transistor simulation, for better P/G noise simulation

14

## Description of Composite Current

- Time table
- Synchronization is needed to [Rising/Falling Waveform]



```
[IBIS ver]      5.0
...
[Composite Current]
|
| Time          I(typ)          I(min)    I(max)
|
| 0.00000E+00   7.17370E-06   NA        NA
| 2.00000E-11   7.16590E-06   NA        NA
| 4.00000E-11   7.15820E-06   NA        NA
| 6.00000E-11   7.15040E-06   NA        NA
| 8.00000E-11   7.14270E-06   NA        NA
| 1.00000E-10   7.13490E-06   NA        NA
|
| ...
```



16


## How Simulator handle IBIS with $I_{Composite}$ ?

- Obtain composite currents  $I_{Composite}$  from IBIS file (version 5.0)
- Obtain  $I_B$  from regular IBIS simulation during pre-simulation
- Obtain  $I_{Pre-driver}$ , Using
  - $I_{Pre-driver}(t) = I_{Composite}(t) - I_B(t)$
- Add  $I_{Pre-driver}(t)$  as PWL current source in parallel with IBIS B element model


16








## Suggested schematic to maximize correlation




- A frequency domain analysis was performed to determine the impedance between power and ground for the transistor level model
- The impedance was curve fit to a series RC circuit for time domain analysis
- This circuit was added in parallel to the PWL current and IBIS driver

21



## Voltage waveforms for the suggested improvement





The IBIS simulations now show excellent correlation with the SPICE results over the full simulation. With the addition of the RC circuit, the oscillations occur at the proper frequencies and the SSO magnitude is correct.


As before, waveforms from both IBIS simulations were similar and no artifacts were observed.

SSO waveforms with realistic PDS, 10 pF driver load, PWL I(t) and RC circuit in parallel with IBIS device

HSPICE transistor - Red    HSPICE IBIS - Green    EDA IBIS Tool - Blue

22






## Contents

- Traditional I/O SSO Analysis
- Buffer Model in SSO Simulation
- BIRD95 Introduction
- **Summary**



26




## Summary

- C<sub>die</sub> value show a great impact on accuracy
- IBIS 5.0 improves accuracy in SSO simulation
  - I<sub>Composite</sub> extractions are relatively easy to generate
  - I<sub>Pre-driver</sub> can be calculated by I<sub>Composite</sub> and I<sub>B</sub>
- IBIS model run with high efficiency and easy setup

26



*Thank You!*



27



# Correlating C<sub>pin</sub> Capacitance with Measurements

Asian IBIS Summit  
Taipei, Taiwan

November 12, 2010

(Presented previously at IBIS Summit on November 9, 2010)

Randy Wolff

Micron Technology

[rrwolff@micron.com](mailto:rrwolff@micron.com)



© 2010 Micron Technology, Inc. All rights reserved. Products are warranted only to meet Micron's production data sheet specifications. Information, products, and/or specifications are subject to change without notice. All information is provided on an "AS IS" basis without warranties of any kind. Dates are estimates only. Drawings not to scale. Micron and the Micron logo are trademarks of Micron Technology, Inc. All other trademarks are the property of their respective owners.

November 2010

© 2010 Micron Technology, Inc. | 1

## C<sub>pin</sub>

- Package capacitance for a specific signal [Pin]
- Typically from diagonal elements of the capacitance matrix – extracted from 3D field solvers

```

*****
| COMPONENT: MT41J256M8DA (78-Ball FBGA, x8, 8mm X 10.5mm)
| *****
|
| [Component]      MT41J256M8DA
| [Package Model]  v89b_78ball_pkg
| [Manufacturer]   Micron Technology, Inc.
| [Package]
|
|      typ      min      max
R_pkg  257.47m   178.77m   383.81m
L_pkg  1.43nH    0.98nH    2.38nH
C_pkg  0.36pF     0.29pF    0.49pF
|
| [Pin]      signal_name  model_name  R_pin      L_pin      C_pin
| A1         VSS           GND
| A2         VDD           POWER
| A3         NC           NC
| A7         NF_TDQS#    NF_TDQS    267.15m    1.36nH     0.41pF
| A8         VSS           GND
| A9         VDD           POWER
| B1         VSS           GND
| B2         VSSQ        GND
| B3         DQ           DQ         247.18m    1.08nH     0.39pF
| B7         DM_TDQS    DM_TDQS    242.95m    1.47nH     0.37pF
    
```



November 2010

© 2010 Micron Technology, Inc. | 2

## Measured Capacitance

- Diagonal of matrix is total capacitance seen by each line with all other lines grounded
  - Fully-loaded capacitance is useful for single line simulations
- Measured capacitance is less than fully-loaded capacitance
  - Signal is referenced to power and ground (pwr/gnd decoupled)
  - All other signal lines are floating



November 2010

© 2010 Micron Technology, Inc. | 3

## Why is this important?

- C<sub>comp</sub> calculation and Model correlation
  - $C_{comp} = C_{signal}(measured) - C_{pin}(measured)$
  - $C_{pin} \neq C_{pin}(measured)$
- Datasheet comparisons
  - C<sub>specification</sub> is based on measured values, not total capacitance
  - Estimating measured values from package simulation data aids in optimizing package designs to meet capacitance specifications


Capacitance Parameters	Symbol	DDR3-800		DDR3-1066		DDR3-1333		DDR3-1600		DDR3-1866		Unit
		Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	
CK and CK#	C <sub>CK</sub>	0.8	1.6	0.8	1.6	0.8	1.4	0.8	1.4	0.8	1.3	pF
ΔC: CK to CK#	C <sub>CKCK</sub>	0	0.15	0	0.15	0	0.15	0	0.15	0	0.15	pF
Single-end I/O: DQ, DM	C <sub>DQ</sub>	1.5	3.0	1.5	3.0	1.5	2.5	1.5	2.3	1.4	2.2	pF
Differential I/O: DQS, DQS#, TDQS, TDQS#	C <sub>DQ</sub>	1.5	3.0	1.5	3.0	1.5	2.5	1.5	2.3	1.4	2.2	pF
ΔC: DQS to DQS#, TDQS, TDQS#	C <sub>DQDQS</sub>	0	0.2	0	0.2	0	0.15	0	0.15	0	0.15	pF
ΔC: DQ to DQS	C <sub>DQDQ</sub>	-0.5	0.3	-0.5	0.3	-0.5	0.3	-0.5	0.3	-0.5	0.3	pF



November 2010

© 2010 Micron Technology, Inc. | 4


## C\_pin (measured) vs. Fully-loaded Cap



November 2010

© 2010 Micron Technology, Inc. | 5

## Calculating C\_pin(measured)



- The matrix form of the capacitance equation is  $[Q] = [C] * [V]$
- For a 2x2 system, the C matrix is :
 
$$\begin{vmatrix} C_{t1} & -C_{12} \\ -C_{12} & C_{t2} \end{vmatrix}$$
- $C_{t1} = C_1 + C_{12}$  and  $C_{t2} = C_2 + C_{12}$



November 2010

© 2010 Micron Technology, Inc. | 6

## Calculating C<sub>pin</sub>(measured)

- Deposit a charge of Q on Node 1

$$\begin{vmatrix} C_{t1} & -C_{12} \\ -C_{12} & C_{t2} \end{vmatrix} * \begin{vmatrix} V_1 \\ V_2 \end{vmatrix} = \begin{vmatrix} Q \\ 0 \end{vmatrix}$$

$$\begin{vmatrix} -C_{12} & C_{t2} \end{vmatrix} * \begin{vmatrix} V_1 \\ V_2 \end{vmatrix} = \begin{vmatrix} 0 \\ 0 \end{vmatrix}$$

- $C_{t1} * V_1 - C_{12} * V_2 = Q$
- $-C_{12} * V_1 + C_{t2} * V_2 = 0, V_2 = C_{12}/C_{t2} * V_1$


- $(C_{t1} - C_{12}^2/C_{t2}) * V_1 = Q$
- $C_{node1} = Q/V_1 = (C_{t1} - C_{12}^2/C_{t2})$

- In matrix form, let  $Q = 1$  coulomb

$$\begin{vmatrix} V_1 \\ V_2 \end{vmatrix} = \text{Inv} \left( \begin{vmatrix} C_{t1} & -C_{12} \\ -C_{12} & C_{t2} \end{vmatrix} \right) * \begin{vmatrix} 1 \\ 0 \end{vmatrix}$$

$$\begin{vmatrix} V_2 \end{vmatrix} = \text{Inv} \left( \begin{vmatrix} -C_{12} & C_{t2} \end{vmatrix} \right) * \begin{vmatrix} 0 \end{vmatrix}$$

- This yields  $V_1$  and  $V_2$  and  $C_{node1} = 1/V_1$ , since  $Q = 1$



November 2010

© 2010 Micron Technology, Inc. | 7


## Calculating C<sub>pin</sub>(measured)

- Let Node 2 be grounded - this forces  $V_2 = 0$  and allows a net negative charge on Node 2

$$\begin{vmatrix} C_{t1} & -C_{12} \\ -C_{12} & C_{t2} \end{vmatrix} * \begin{vmatrix} V_1 \\ 0 \end{vmatrix} = \begin{vmatrix} 1 \\ Q \end{vmatrix}$$

$$\begin{vmatrix} -C_{12} & C_{t2} \end{vmatrix} * \begin{vmatrix} V_1 \\ 0 \end{vmatrix} = \begin{vmatrix} 0 \\ Q \end{vmatrix}$$

- 1:  $C_{t1} * V_1 - C_{12} * 0 = 1, V_1 = 1/C_{t1}$
- 2:  $-C_{12} * V_1 + C_{t2} * 0 = Q, Q = -C_{12}/C_{t1}$
- The only value of interest is  $V_1$ , only equation 1 is needed. This is the same as eliminating the 2<sup>nd</sup> row of the [C] matrix.
- $V_2 = 0$ , so all of the terms in the 2<sup>nd</sup> column will multiply to 0. This eliminates the 2<sup>nd</sup> column of [C].
- The matrix equation reduces to  $\begin{vmatrix} C_{t1} \end{vmatrix} * \begin{vmatrix} V_1 \end{vmatrix} = \begin{vmatrix} 1 \end{vmatrix}$



November 2010

© 2010 Micron Technology, Inc. | 8

## Calculating C<sub>pin</sub>(measured)

- Generalized: Let [ C ] be an n+m x n+m matrix representing n floating nodes and m nodes clamped to power or ground.
- Step 1 – eliminate the rows and columns associated with clamped nodes.
  - [C] -> [C'], where [C'] is an n x n matrix.
  - |C'| = |Reduction Matrix2| \* |C| \* |Reduction Matrix1|
  - If net i is clamped then row i of Reduction Matrix1 is all 0s
  - If net i is floating then row i of Reduction Matrix1 is all 0s with a 1 in column x  
x = i - # of clamped nets between net 1 and net i
  - If net i is clamped then column i of Reduction Matrix2 is all 0s
  - If net i is floating then column i of Reduction Matrix2 is all 0s with a 1 in row x  
x = i - # of clamped nets between net 1 and net i



November 2010

© 2010 Micron Technology, Inc. | 9

## Calculating C<sub>pin</sub>(measured)

- Step 2 – Generate Q matrix – n x n identity matrix
  - Represents a 1 coulomb charge deposited on each floating node, one at a time.
- Step 3 – solve for [V] matrix
  - [V] = inv([C']) \* [Q], where [Q] is identity matrix
- Step 4 – Calculate floating node capacitances
  - C<sub>node</sub>(x) = 1/V<sub>xx</sub>, where V<sub>xx</sub> are the diagonal elements of [V]
- Overall effect is mutual capacitances are reduced due to shorting of the mutual terms to power and ground nets



November 2010

© 2010 Micron Technology, Inc. | 10

## Micron's Capacitance Analyzer Tool

- Excel spreadsheet macro
- Reads in matrix data from several Field Solver tools
- Solves for 'measured' capacitance
- Nets are defined as either 'floating' or 'grounded'


Line number	Line Name	Signal_State	Signal Names	Pin Capacitance	Maxwell Diagonal Capacitance
1	A0	Floating	A0	9.48269E-13	1.22479E-12
2	A1	Floating	A1	1.05993E-12	1.29176E-12
3	A2	Floating	A2	1.06298E-12	1.20089E-12
59	VDD	Grounded	A3	9.97877E-13	1.0904E-12
60	VDDQ	Grounded	A4	7.88691E-13	8.36509E-13
61	VSS	Grounded	A5	8.79004E-13	1.09757E-12
62	VSSQ	Grounded			
63	WE#	Floating			



November 2010

© 2010 Micron Technology, Inc. | 11

## C<sub>pin</sub> versus C<sub>pin</sub>(measured)



November 2010

© 2010 Micron Technology, Inc. | 12

## Conclusions

- Capacitance matrix data must be manipulated when comparing it to measured capacitance
  - Maxwell capacitance is not what is typically measured
  - Important for datasheet comparisons and model to simulation correlation




## Acknowledgements

- Thanks to Bruce Schober at Micron for development of the analyzer tool and figuring out the matrix math.









**FOXCONN**

## Enforcement Passivity of S-parameter Sampled Frequency Data

Wenliang Tseng, Sogo Hsu, Frank Y.C. Pai  
and Scott C.S. Li

Contact Email: [wayne.wl.tseng@foxconn.com](mailto:wayne.wl.tseng@foxconn.com)


Asian IBIS Summit, Taipei, Taiwan  
November 12, 2010

### Agenda

- Causality and passivity fundamentals
- Enforcing passivity for sampled frequency data
- S-parameter rational function approximation
- A new format of S-parameter rational function
- Summary


FOXCONN Page - 2 TEC-SIM

# S-parameter model




**Touchstone file description**


#	Hz	S	RI	R	50
1.000e+7	1.028e-4	-5.022e-4	3.666e-5	2.586e-4	9.998e-1
	1.747e-5	2.512e-4	9.197e-5	-5.294e-4	-6.600e-5
	9.998e-1	-2.710e-3	-4.670e-5	-4.861e-5	1.155e-4
	2.603e-5	-5.806e-5	9.998e-1	-2.659e-3	1.804e-5
2.000e+7	1.268e-4	-1.096e-3	5.455e-5	4.873e-4	9.997e-1
	3.735e-4	-4.941e-4	1.116e-4	-1.132e-3	-5.493e-5
	9.997e-1	1.166e-3	1.123e-4	1.123e-3	6.123e-3
	1.962e-5	-1.071e-4	9.997e-1	-5.229e-3	3.722e-5
3.000e+7	1.322e-4	-1.705e-3	6.496e-5	7.263e-4	9.996e-1
	6.417e-5	7.199e-4	1.198e-4	-1.751e-3	-1.140e-5
	9.996e-1	-7.953e-3	-9.924e-6	-1.549e-4	1.249e-4
	3.206e-6	-1.545e-4	9.996e-1	-7.785e-3	6.165e-5



# Impact of Non-causality



## Impact of Non-passivity



## Causality & Passivity conditions

### Causality Theorem

**Theorem:** An LTI system is causal if and only if all the elements  $h_{ij}(t)$  of its impulse response matrix  $h(t)$  are vanishing for  $t < 0$ , i.e.,

$$h(t) = 0, \quad t < 0.$$

### Passivity Theorem

**Theorem:** A scattering matrix  $S(s)$  represents a passive linear system iff

1.  $S(s^*) = S^*(s)$  where "\*" is the complex conjugate operator
2. each element of  $S(s)$  is analytic in  $\text{Re}\{s\} > 0$
3.  $[I - S^H(s)S(s)] \geq 0$  for all  $\omega$ .

# Causality & Passivity conditions

- **Passivity Condition 2 satisfies Kramers-Kronig relations, since the following theorem.**

**Theorem:** If  $h(t)$  admits a Fourier transform, the following facts are equivalent.

1.  $h(t) = 0, t < 0$ .
2.  $H(j\omega)$  is the limit, as  $\sigma \rightarrow 0$ , of a function  $H(s)$  defined in  $\text{Re}\{s\} > 0$  and here analytic and of polynomial growth.
3.  $H(j\omega) = F\{h(t)\}$  satisfies Kramers-Kronig relations.



**Theorem:** If an LTI system is passive, then it is also causal.

Reference: Piero Triverio, S. Grivet-Talocia, M.S. Nakhla, F.G. Canavero and R. Achar, "Stability, Causality, and Passivity in Electrical Interconnect Models," IEEE TRANS. on ADVANCED PACKAGING, VOL. 30, NO. 4, NOVEMBER 2007.

# Passivity condition 1 & 2 check

**Passivity condition 1:**

$$S(-\omega) = S^*(\omega)$$

$$S(\omega) = S_1(\omega) + jS_2(\omega)$$

$$S_1(-\omega) = S_1(\omega) \quad \text{even function}$$

$$S_2(-\omega) = -S_2(\omega) \quad \text{odd function}$$

**Passivity condition 2:**  $S(\omega)$  satisfies Kramers-Kronig relations.

$$S(\omega) = S_1(\omega) + jS_2(\omega)$$

$$S_1(\omega) = \frac{1}{\pi} \text{pv} \int_{-\infty}^{\infty} \frac{S_2(\omega')}{\omega' - \omega} d\omega'$$

$$S_2(\omega) = -\frac{1}{\pi} \text{pv} \int_{-\infty}^{\infty} \frac{S_1(\omega')}{\omega' - \omega} d\omega'$$


**equivalent to**

$$S_1(\omega)$$

IFT




$s_1(t)$  even function



$$S_2(\omega)$$

FT

odd function




$$s_2(t) = \text{sgn}(t)s_1(t)$$

## Passivity condition 3 check

Check the eigenvalue of

$$I - S^H S$$

Eigenvalue of  $[I - S^H S]$



Leads to Passivity violation


Check the singular value of **S**

$$[I - S^H S] \geq 0$$

$$S = U \Sigma V^H$$

$$U^{-1} S V = \Sigma$$

Singular value of **S**



Leads to Passivity violation

FOXCONN


Page - 9

TEC-SIM


## Enforcing passivity for S-parameter raw data

Currently the methodologies of enforcing passivity are focus on **Passivity Condition 3 only**.

- Simple method (E.D. Campbell, IEEE ICCE 2010)



- Perturbation method (M.S. Nakhla, IEEE MTT-S 2005)




FOXCONN

Page - 10

TEC-SIM

# Enforcing passivity Singular value results




FOXCONN

Page - 11

TEC-SIM

# Enforcing passivity S-parameter results



FOXCONN

Page - 12


TEC-SIM

# Rational function approximation

Touchstone file description

#	Hz	S	RI	R	50
1.000e+7	1.028e-4	-5.022e-4	3.666e-5	2.586e-4	9.998e-1
1.747e-5	2.512e-4	9.197e-5	-5.294e-4	-6.600e-5	-5.758e-5
9.998e-1	-2.710e-3	-4.670e-5	-4.861e-5	1.155e-4	-5.020e-4
2.603e-5	-5.806e-5	9.998e-1	-2.659e-3	1.804e-5	2.493e-4
2.000e+7	1.268e-4	-1.096e-3	5.455e-5	4.873e-4	9.997e-1
3.735e-5	4.941e-4	1.116e-4	-1.132e-3	-5.493e-5	-1.077e-4
9.997e-1	5.311e-3	6.666e-5	1.499e-3	3.333e-3	9.995e-4
1.962e-6	-1.011e-5	5.911e-1	5.226e-3	-3.722e-5	-8.334e-4
3.000e+7	1.322e-4	-1.705e-3	6.496e-5	7.263e-4	9.996e-1
6.417e-5	7.199e-4	1.198e-4	-1.751e-3	-1.140e-5	-1.558e-4
9.996e-1	-7.953e-3	-9.924e-6	-1.548e-4	1.249e-4	-1.704e-3
3.206e-6	-1.545e-4	9.996e-1	-7.785e-3	6.165e-5	7.242e-4

S-parameter raw data



Rational Function Approximation by Vector Fitting Algorithm

$$f(s) \approx \sum_{n=1}^N \frac{r_n}{s - p_n} + d + se$$

From: B. Gustavsen and A. Semlyen, "Rational approximation of frequency domain responses by vector fitting," IEEE Trans. Power Delivery, vol. 14, no. 3, July 1999, pp. 1052-1061.

# Rational function passivity conditions

- If  $S(s)$  is a rational function, the passivity condition 1 is satisfied.
- If  $S(s)$  is a rational function of  $s$ , the passivity condition 3 implies the analyticity of  $S(s)$  for  $\text{Re}\{s\} > 0$ .

## Passivity Theorem for rational function

Theorem: A rational function of scattering matrix  $S(s)$  represents a passive linear system iff

$$[I - S^H(\omega)S(\omega)] \geq 0. \text{ for all } \omega.$$

Reference:  
 [1] Piero Triverio, S. Grivet-Talocia, M.S. Nakhla, F.G. Canavero and R. Achar, "Stability, Causality, and Passivity in Electrical Interconnect Models," IEEE TRANS. on ADVANCED PACKAGING, VOL. 30, NO. 4, NOVEMBER 2007.  
 [2] Altan Odabasioglu, Mustafa Celik and Lawrence T. Pileggi, "PRIMA: Passive Reduced-Order Interconnect Macromodeling Algorithm," IEEE TRANS. on COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, VOL. 17, NO. 8, Aug. 1998.

## Perturbation method satisfies passivity condition

$$S = \sum_{m=1}^M \frac{R_m}{s + p_m} + D$$

**Enforcing passivity:**  $S + \Delta S$   
 (by B. Gustavsen, 2010 IEEE Trans. on Advanced Packaging)


**Target**

$$\Delta S \cong 0$$

$$\sigma_i + \Delta\sigma_i < 1 \text{ for } i = 1 \dots n$$


**Perturbation of eigenvalue**

$$\frac{R_m + \Delta R_m}{s + p_m} \cong \frac{P_m (\Lambda_{R_m} + \Delta \Lambda_{R_m}) P_m^T}{s + p_m}$$




## Enforcing passivity for S-parameter rational function

**Singular values**



**S-parameter**





## Propose Common-pole Rational Function Standard File

$$S_{i,j} = D_{i,j} + j\omega E_{i,j} + \sum_{n=1}^N \frac{Rr_{i,j}^n}{s + pr_n} + \sum_{m=1}^M \left( \frac{Rc_m}{s + pc_m} + \frac{Rc_m^*}{s + pc_m^*} \right)$$

<b>R</b> Zo1 Zo2 Zo3 Zo4	! reference resistor of ports
<b>Common pole</b>	! Common pole definition
<b>Real N</b>	! Real pole definition
$pr_1, pr_2, \dots, pr_N$	! Real pole data
<b>Complex M</b>	! Complex pole definition
$Re(pc_1), Re(pc_2), \dots, Re(pc_M)$	! Complex pole real part data
$Im(pc_1), Im(pc_2), \dots, Im(pc_M)$	! Complex pole imagery part data
<b>i j</b>	! Element definition, i is row and j is column
<b>DC</b> $D_{ij}$	! DC element definition
<b>E</b> $E_{ij}$	! E element definition
<b>Real residue N</b>	! Real residue definition
$Rr_{ij}^1, Rr_{ij}^2, \dots, Rr_{ij}^N$	! Real residue data
<b>Complex residue M</b>	! Complex residue definition
$Re(Rc_{ij}^1), Re(Rc_{ij}^2), \dots, Re(Rc_{ij}^M)$	! Complex residue real part data
$Im(Rc_{ij}^1), Im(Rc_{ij}^2), \dots, Im(Rc_{ij}^M)$	! Complex residue imagery part data

## Advantage of rational function standard file

- Present S-parameter on full spectrum.
- It could be causality and passivity guarantee on full spectrum after enforcing passivity.
- Rapidly reduce the size of S-parameter sampled frequency data.

Type	No. of Sampled data	No. of port	No. of pole-residue	Size of Touchstone file	Size of proposed file	Size reduced to
Via	2000	4	12	1.66M	6.88K	0.41%
Connector	2000	12	78	9.21M	334.38K	3.63%
Trace	2000	42	240	105.16M	1.35M	1.28%

## Summary

- The traditional enforcing passivity for S-parameter raw data are not sufficient to satisfy the passivity conditions.
- Using enforcing passivity rational function to fit S-parameter raw data could be causality and passivity guarantee on full spectrum.
- The proposed rational function standard file has the advantage in size reduction of S-parameter sampled frequency data.

**Thank you for your attention.**

## Automated AMI Model Generation & Validation



José Luis Pino  
Amolak Badesha

Manuel Luschas  
Antonis Orphanou  
Halil Civit

Agilent EEsof EDA 



Asian IBIS Summit, Taipei, Taiwan November 12, 2010  
(Presented previously at the IBIS Summits on June 15, 2010  
and November 9, 2010)

Page 1

 Agilent Technologies

EEsof 2010

## Agenda

- AMI Model Generation Barriers
- Automated AMI Model-generation flow
  - Example-1: 6.25 Gb/s
  - Example-2: 10.3125 Gb/s
- TX Model Correlation Study
  - with Transistor Simulations
  - with Measurements
- Benefits of Automated AMI flow

Page 2

 Agilent Technologies

EEsof 2010

## #1 AMI modeling barrier

### Model Generation Time



AMI Modeling suppose to Speed-up System Design Cycle,  
BUT, Model-generation takes Significant Time & Resources



....System Vendors have to wait a LONG time before accurate AMI models become available

Note: Vendors with NO experience in AMI modeling are spending 6-12+ months to come up with first-generation models

Models come very late in Design Cycle → used only for Validation, NOT Design

## Why AMI-model generation takes so long?






Typical Signal Integrity Engineers are NOT programmers



....they are having "Nightmares" in trying to develop AMI models

- Cryptic Matlab/C++ code passed from System-Architectures → AMI Modeler (if lucky)
- Challenge to Convert Algorithm design Code → AMI format






## ESL flow for Automated AMI Modeling

Electronic System Level (ESL) design and verification is an emerging electronic design methodology that focuses on the higher abstraction level concerns first and foremost.

ESL flow facilitates utilization of appropriate abstractions in order to increase comprehension about a system, and to enhance the probability of a successful implementation of functionality in a cost-effective manner



Here is an Example of SerDes modeling using ESL flow-




Page 7

Agilent Technologies

EEsof 2010

## ESL flow: TX Modeling Example (1)

**Step-1:** Starting Architecture Design with Generic Model




Different blocks represent high-level TX architecture

Agilent Technologies

EEsof 2010

## More on FIR Filter...

How to bring in Spice or Measured data?




B1 (TimeResponseFIR@Data Flow Models)  
Response Type=Step Response  
TimeSteps=12 [samples\_interval]


**Challenges:**

1. Typical Simulation and Measured Data is not equally time-stepped

Low Sampling Rate




High Sampling Rate



Sampling Rate determines Simulation Accuracy

FIR model should support "Arbitrary" Sampling Rate




Agilent Technologies

EEsof 2010

## ESL flow: TX Modeling Example (2)

**Step-2:** Customize IP -> Bring in Math Lang or C++ Code



BlindFFE

Coefficients=0,1,0 [Taps]  
SamplesPerBit=16 [SamplesPerBit]

Designator: B2  Show Designator

Description: Blind Feed-Forward Equalizer

Model: MathLang@Data Flow Models  Show Model


Manage Models... Model Help Use Model

Equations | I/O | Custom Parameters

```

1  persistent dSamples;
2  persistent numSamples;
3  persistent taps;
4
5  =if isempty(dSamples)
6    % first time we hit this routine
7    numSamples = length(Coefficients) * SamplesPerBit;
8    dSamples = zeros(1, numSamples);
9    dSamples(1) = input;
10   taps = Coefficients';
11  =else
12   dSamples = [input, dSamples(1:numSamples-1)];
13  =end
14
15  output = dSamples(1:SamplesPerBit:numSamples) * taps;
```

Fine-tune and Customize models with Math Lang and/or C++ code




Agilent Technologies

EEsof 2010

### ESL flow: TX Modeling Example (3)

**Step-3: One-click AMI Code-Generation**



The diagram shows a block named 'Customer\_TX' with 'input' and 'output' ports. Below it are the parameters: Taps=1;0.2;0.4;0.0 [[1 .2 .4 0 0]] and Gain=1. An arrow points from this block to a 'Shell Configuration' dialog box. The dialog has tabs for 'AMI Configuration', 'AMI Reserved Parameters', and 'AMI Model Specific Parameters'. The 'AMI Configuration' tab is active, showing 'Model Type' with 'LTI' selected, 'Serial Tx/Rx' with 'Tx' selected, 'Output Port Mapping' with 'Waveform' set to 'output' and 'Clock' set to 'output', and 'AMI\_Init Arguments' with 'Impulse Matrix', 'Sample Interval', and 'Bit Time' dropdowns. A green callout box says 'Define Reserved and Model Specific Parameters -> Automatically configure appropriate AMI wrapper'. A blue callout box points to the 'Generate Now' button, labeled 'One-click AMI Code-generation'. The dialog also has 'OK', 'Cancel', and 'Help' buttons.


Define Reserved and Model Specific Parameters -> Automatically configure appropriate AMI wrapper

One-click AMI Code-generation

Agilent Technologies

### ESL flow: TX Modeling Example (4)

**Step-4: Automatically Generated .ami and Visual-Studio project**







The screenshot shows the Visual Studio IDE interface. The Solution Explorer on the left shows a project named 'AMI' with a sub-project 'sv\_ami\_tx' containing files like 'sv\_ami\_tx.h', 'sv\_ami\_tx\_ami.h', 'sv\_ami\_tx\_ami.txt', 'sv\_ami\_tx\_ami.cpp', and 'sv\_ami\_tx\_ami.dll'. The main editor window shows C++ code for a class 'sv\_ami\_tx' with methods like 'Reserved\_Parameters', 'Model\_Specific', and 'Reserved\_Parameters'. A context menu is open over the 'sv\_ami\_tx\_ami' file in the Solution Explorer, with options like 'Build Solution', 'Rebuild Solution', 'Clean Solution', etc. A green callout box says 'The visual studio project automatically created -> One click to create .dll'. The title bar of the IDE shows 'AMI - Visual C++ 2008 Express Edition'.

The visual studio project automatically created -> One click to create .dll


Agilent Technologies









## Example #2 10.3125 Gb/s (10-GB Ethernet)




## RX Modeling 10.3125 Gb/s (10-GB Ethernet)






### TX 10.3125 Gb/s *AMI model correlation study*




Strategy

1. Correlate Transistor Simulation vs. AMI model
2. Correlate Measured vs. AMI model



Page 20  Agilent Technologies EEsof 2010


## Transistor Simulation vs. AMI Model





Steps-

1. Generate Step Response from transistor simulation
2. Generate AMI model using EDA tool
3. Compare




Page 21  Agilent Technologies EEsof 2010

## Step Response Model




Step Response from transistor simulation





S1 (TimeResponseFIR@Data Flow Models)  
ResponseType=Step Response  
TimeStep=1e-12 [sample\_interval]

FIR filter with Step Response Input

Page 22  Agilent Technologies EEsof 2010

## Correlation

*transistor model vs. AMI model*




Transistor Model

AMI Model

Excellent match between transistor simulation and AMI model


Good faith in model-generation methodology!

Page 23



EEsof 2010


## Measurement vs. AMI Model



Steps-


1. Measure waveform
2. De-embed Channel
3. Output Impulse response


Page 24



EEsof 2010


## Impulse Response Model






Impulse Response derived from Scope Measurement

➔




S1 [TimeResponseFIR@Data Flow Models]  
 ResponseType=Impulse Response  
 Response=Real Array (70x1)  
 ResponseTimeStamps=Real Array (70x1)  
 TimeStep=1e-12 [sample\_interval]


FIR filter with Impulse Response Input

Page 25

EEsof 2010


## TX Correlation Measured

emphasis #1: tap 0, 1, -0.2






Measured




AMI Model

	Current	Minimum	Maximum	Total Meas
Jitter RMS	1.958 ps	559 fs	1.958 ps	122
Jitter p-p	6.667 ps	2.222 ps	6.667 ps	122
Rise time	20.00 ps	19.56 ps	116.44 ps	107
Fall Time	20.99 ps	20.44 ps	121.78 ps	122

Measurement	Current	Minimum	Maximum
Jitter(rms)	1.632 ps	1.632 ps	1.632 ps
Jitter[p-p]	5.386 ps	5.386 ps	5.386 ps
Rise Time	21.8 ps	21.8 ps	21.8 ps
Fall Time	21.8 ps	21.8 ps	21.8 ps

Page 26

EEsof 2010



## Benefits of ESL Design Flow

### *Automated AMI-Model Generation*

1. Complete “Automation” of Code-generation and Model Compilation  
*a task that routinely takes months because of its complexity*
2. Basic building blocks that can used to start model development  
*FIR/IIR filters, FFE, DFE, CDR etc.*
3. Easily customize models to include custom IP  
*Custom C++ and Math-Lang*

Page 28 Agilent Technologies EEs0f.2010



## Extending/Leveraging IBIS Constructs to Model High-Speed I/Os and Packages using AMI, Spice, and S-Parameters

John Lin  
Flextronics, Inc

Taranjit Kukal, Feras Al-Hawari, Ambrish Varma  
Cadence Design Systems, Inc.

Presented by: Kevin Liu – Cadence

Note: Previously presented at IBIS Summit in China Nov. 9

Asian IBIS Summit  
Taipei, Taiwan  
November 12, 2010

(c) 2010 Cadence Design Systems, Inc. All rights reserved worldwide.

  
cadence™

## Agenda

- **IBIS Overview**
- **Why extend IBIS to SPICE models**
  - Current Limitations
- **Leveraging [External Model] to allow including Package S-Parameters for High Speed simulation**
  - Example
- **Extending [External Model] to:**
  - Simulate VI-VT model in conjunction with Spice sub-circuits that represent RDL elements, DSP Spice code, etc.
  - Dynamically switch sub-circuits to take care of corners and parametric variations.
  - Simulate AMI with [External Model] that represents analog IO modeled in Spice or S-parameters.
- **Summary**

(c) 2010 Cadence Design Systems, Inc. All rights reserved worldwide.

  
cadence™

# Agenda


- **IBIS Overview**
- **Why extend IBIS to SPICE models**
  - **Current Limitations**
- **Leveraging [External Model] to allow including Package S-Parameters for High Speed simulation**
  - **Example**
- **Extending [External Model] to:**
  - Simulate VI-VT model in conjunction with Spice sub-circuits that represent RDL elements, DSP Spice code, etc.
  - Dynamically switch sub-circuits to take care of corners and parametric variations.
  - Simulate AMI with [External Model] that represents analog IO modeled in Spice or S-parameters.
- **Summary**

(c) 2010 Cadence Design Systems, Inc. All rights reserved worldwide.



# IBIS overview

- Analog IO model is modelled by IBIS VI and VT curves
- Equalization (DSP algorithmic) portion of IO model is modelled by AMI C-code (Algorithmic Model Interface) that is pointed by IBIS model
- RDL and or pin parasitics are lumped into pin R/L/C values



(c) 2010 Cadence Design Systems, Inc. All rights reserved worldwide.



## Why extend IBIS to SPICE models

- **At high frequencies, IO buffers could have portions that need to be modeled using Spice files:**
  - On DIE Terminations (ODT) that vary with frequencies need to be expressed as s-parameters or RLGC Spice files
  - On DIE RDL parasitics become significant and vary with frequencies and hence have to be expressed as s-parameters or SPEF
  - Analog portion of IO-buffer is expressed as Spice as against VI-VT curve; s-parameters can also be used to describe transfer characteristics of IO-buffer amplifiers.
  - Some algorithmic portion may be modeled in Spice as against AMI code

(c) 2010 Cadence Design Systems, Inc. All rights reserved worldwide.

**cadence**<sup>™</sup>

## Why extend IBIS to SPICE models


- **Multiple Sub-circuits / Spice files**
  - Different Spice sub-circuits could be applicable for different process corners. On-DIE RDL could be expressed as different s-parameter files for typ/min/max conditions.
  - Different Spice sub-circuits could be applicable for different buffer configurations. For example, Pre-emphasis portion could have been modeled as Spice using different sub-circuits for different settings.
  - ODT could be a function of current being drawn out of IO-buffer (Dynamic ODT) and could have been expressed as behavioral Spice, Verilog-A

(c) 2010 Cadence Design Systems, Inc. All rights reserved worldwide.

**cadence**<sup>™</sup>

## Current Approach and Limitations

- Package parasitics can be used as S-parameters by including them as part of interconnect network in a way similar to external interconnect parasitics.
  - Limitation
    - RDL parasitics that need to be part of IO-buffer characterization are treated as interconnects and assumed bi-directional.
- Spice IO-buffers can be included as part of IBIS using [External Model] Keyword.
  - Limitations
    - Cannot model DSP (in SPICE) in conjunction with AMI model
      - Use of [External Model] in conjunction with VI-VT (IBIS) is not recommended today
    - Does not directly support s-parameters (Touchstone)
      - For example, it is not easy to model RDL and other elements in conjunction with VI-VT curves cannot take care of process corners and parametric selection of subcircuits



(c) 2010 Cadence Design Systems, Inc. All rights reserved worldwide.

cadence™

## Agenda

- IBIS Overview
- Why extend IBIS to SPICE models
  - Current Limitations
- Leveraging [External Model] to allow including Package S-Parameters for High Speed simulation
  - Example
- Extending [External Model] to:
  - Simulate VI-VT model in conjunction with Spice sub-circuits that represent RDL elements, DSP Spice code, etc.
  - Dynamically switch sub-circuits to take care of corners and parametric variations.
  - Simulate AMI with [External Model] that represents analog IO modeled in Spice or S-parameters.
- Summary

(c) 2010 Cadence Design Systems, Inc. All rights reserved worldwide.

cadence™

## Leveraging [External Model] to Support Package S-Parameters

- Long-term: IBIS model should have Keywords to support Touchstone S-parameters under Package section, with fields to
  - point to touchstone file from the Package section
  - provide port-mapping of IO-buffer pins to s-parameter ports
  - R/L/C values should be ignored by SI tools if s-parameter file is used
- Short-term: This can be achieved through use of [External Model] keyword
  - Set R/L/C values in package keyword as ZERO (to avoid double counting)
  - Point to the touchstone file of the package inside the Spice subcircuits

(c) 2010 Cadence Design Systems, Inc. All rights reserved worldwide.

**cadence**<sup>™</sup>

## Example : Support for S-parameters for package parasitics using [External Model]

- Use IBIS Device with 4 pins (1, 2, 3, and 4)
- Pins 1 and 2 are +ve and -ve diff pins respectively, with a “tx” diff model assigned to both of them
- Pins 3 and 4 are +ve and -ve diff pins respectively, with a “rx” diff model assigned to both of them
- Tx and Rx contain corresponding
  - [External Model] section

(c) 2010 Cadence Design Systems, Inc. All rights reserved worldwide.

**cadence**<sup>™</sup>

## Example ....

```
[Component]      MyComp
[Manufacturer]   xyz

[Package]
| variable
R_pkg           0.0m           min           0.0m           max           0.0m
C_pkg           0nH            min           0nH            max           0nH
L_pkg           0pF            min           0pF            max           0pF
|
|-----|
[Pin]  signal_name  model_name  R_pin  L_pin  C_pin
|-----|
1      OUT1         tx          NA     NA     NA
2      OUT2         tx          NA     NA     NA
3      IN1          rx          NA     NA     NA
4      IN2          rx          NA     NA     NA
|
|-----|
[Diff Pin] inv_pin  vdiff  tdelay_typ  tdelay_min  tdelay_max
|-----|
1          2        200mV  0ns         0ns         0ns
3          4        200mV  0ns         0ns         0ns
|
```

Make values zero or NA


- Set the values of all package parasitics to 0 or NA because in this case we will model the package using an s-parameter that is referenced from the Rx/Tx subckts
- Assign the same model to each diff pin (e.g., tx is assigned to pins 1 and 2)
- Define the diff pins (e.g., 3 and 4) and specify vdiff

(c) 2010 Cadence Design Systems, Inc. All rights reserved worldwide.

cadence™

## Example ....

```
[External Model]
Language SPICE
|
| Corner corner_name file_name circuit_name (.subckt name)
Corner Typ          tdiff_tx.spc tdiff_tx_typ
Corner Min          tdiff_tx.spc tdiff_tx_min
Corner Max          tdiff_tx.spc tdiff_tx_max
|
| Ports List of port names (in same order as our 8-term macromodel)
Ports A_puref A_signal_pos A_pdref my_drive my_enable
Ports A_pcref A_gcref A_signal_neg my_ref
|
| D_to_A d_port port1 port2 vlow vhigh trise tfall corner_name
D_to_A D_drive my_drive my_ref 0.0 3.3 0.5n 0.3n Typ
D_to_A D_drive my_drive my_ref 0.0 3.0 0.6n 0.3n Min
D_to_A D_drive my_drive my_ref 0.0 3.6 0.4n 0.3n Max
|
[End External Model]
```



Example SPICE, Verilog-A(MS) or VHDL-A(MS) implementation of a true differential buffer

- Specify language as SPICE
- Specify the SPICE files that contain the subckts for the typ/min/max corners i.e., tdiff\_rx.spc in this case;
- tdiff\_rx.spc should contains the following subckts tdiff\_rx\_typ, tdiff\_rx\_min, and tdiff\_rx\_max
- Ports can be split on separate lines, but each line is a continuation for the previous one (in this case each subckt has 9 ports)
- Add the D/A or A/D statements (no need for D\_enable and D\_Drive conversion for input models)

(c) 2010 Cadence Design Systems, Inc. All rights reserved worldwide.

cadence™

## Example ....

```
.subckt tdiff_tx_typ 1 2 3 my_drive my_enable 6 7 8 my_ref
* The terminals in an 8-terminal differential MacroModel are as follows:
*   power = 1
*   outp = 2
*   ground = 3
*   input = 4
*   enable = 5
*   power_clamp_reference = 6
*   ground_clamp_reference = 7
*   outn = 8

v1 my_ref 0 0
r1 my_enable 0 1e6
r2 my_drive my_ref 1e6

erx in 0 v='v(my_drive,my_ref)'
eirv inv 0 v='v(1) - v(in)'
```

S1 in 2 inv 8 algorithm=default file= diff\_pkg.s4p

```
.ends
```

- The SPICE subckt tdiff\_tx\_typ for the typical corner in tdiff\_tx.spc is as shown on the left. Min and Max similar.
- We need to connect the extra IBIS nodes inside the subckt to make sure there are no disconnected nodes in the circuit
- This is a simple pass-through driver that applies the “in” stimulus and its inverted pattern to the package input nodes
- The s-parameter file (diff\_pkg.dat) for the package is referenced internally in the subckt and connects the in and inv stimulus to the I/O output nodes i.e. 2 and 8

Similar for Rx

(c) 2010 Cadence Design Systems, Inc. All rights reserved worldwide.

cadence™

## Agenda


- IBIS Overview
- Why extend IBIS to SPICE models
  - Current Limitations
- Leveraging [External Model] to allow including Package S-Parameters for High Speed simulation
  - Example
- Extending [External Model] to:
  - Simulate VI-VT model in conjunction with Spice sub-circuits that represent RDL elements, DSP Spice code, etc.
  - Dynamically switch sub-circuits to take care of corners and parametric variations.
  - Simulate AMI with [External Model] that represents analog IO modeled in Spice or S-parameters.
- Summary

(c) 2010 Cadence Design Systems, Inc. All rights reserved worldwide.


cadence™

## Simulate VI-VT model in conjunction with Spice

- Traditionally [External Model] keyword has been used for IO-buffer that needs to be characterized as Spice IO in which case IBIS VI-VT data is not required.



- Extend use of [External Model] keyword to point to Spice sub-circuits that augment VI-VT data for complete characterization of IO-buffer.
  - Model On-DIE RDL parasitics using Spice or S-parameters that connect to Analog IO-buffer characterized as VI-VT data
  - Model DSP algorithm in Spice that works in conjunction with VI-VT data



(c) 2010 Cadence Design Systems, Inc. All rights reserved worldwide.

cadence™

## Simulate VI-VT model in conjunction with Spice

[External Model]

Language **SPICE** | **SPARAM**

Type **Other**

(VI-VT tables are required when Type is not I/O, Allowed Types are 'I/O' and 'Other', where 'Other' can be RDL, ODT, DSP, etc or any combination)

corner	file_name	circuit_name
Typ	dsp.spc   dsp_typ.s4p	dsp_typ
Min	dsp.spc   dsp_min.s4p	dsp_min
Max	dsp.spc   dsp_max.s4p	dsp_max

| Ports List of port names (in same order as in **SPICE** | **SPARAM**)

Ports A\_signal\_pos A\_signal\_neg my\_receive my\_drive my\_enable

Ports A\_puref A\_pdref A\_pcref A\_gcref A\_extref my\_ref A\_gnd

(c) 2010 Cadence Design Systems, Inc. All rights reserved worldwide.

cadence™



## Agenda

- IBIS Overview
- Why extend IBIS to SPICE models
  - Current Limitations
- Leveraging [External Model] to allow including Package S-Parameters for High Speed simulation
  - Example
- Extending [External Model] to:
  - Simulate VI-VT model in conjunction with Spice sub-circuits that represent RDL elements, DSP Spice code, etc.
  - Dynamically switch sub-circuits to take care of corners and parametric variations.
  - Simulate AMI with [External Model] that represents analog IO modeled in Spice or S-parameters.
- Summary

(c) 2010 Cadence Design Systems, Inc. All rights reserved worldwide.

**cadence™**

## Dynamically switch sub-circuits to take care of corners and parametric variations.

[External Model]  
Language SPICE

corner	file_name	circuit_name	switch_param	switch_param_val
Typ	tdiff.spc	tdiff_trx_typ	temp	50,100,150
Typ	tdiff.spc	tdiff_trx_typ	freq	1,2,5
Min	tdiff.spc	tdiff_trx_min	temp	-50,-100,-150
Max	tdiff.spc	tdiff_trx_max	temp	70, 120, 200

Parameterized subcircuit selection

Allowed values with 1<sup>st</sup> as default

(c) 2010 Cadence Design Systems, Inc. All rights reserved worldwide.

**cadence™**

## Agenda

- IBIS Overview
- Why extend IBIS to SPICE models
  - Current Limitations
- Leveraging [External Model] to allow including Package S-Parameters for High Speed simulation
  - Example
- Extending [External Model] to:
  - Simulate VI-VT model in conjunction with Spice sub-circuits that represent RDL elements, DSP Spice code, etc.
  - Dynamically switch sub-circuits to take care of corners and parametric variations.
  - Simulate AMI with [External Model] that represents analog IO modeled in Spice or S-parameters.
- Summary

(c) 2010 Cadence Design Systems, Inc. All rights reserved worldwide.

**cadence**<sup>™</sup>

## Using AMI in conjunction with [External Model]

- Analog IO buffers in some cases could be modeled as s-parameters or as Spice sub-circuits. These models then work in conjunction with AMI code that represents DSP portion of IO-buffers. There could be even situations where IO-core itself becomes part of this AMI code.
- Hence we need to support AMI model simulation in absence of VI-VT data.
  - AMI model + Analog buffer represented as Spice-IO
  - AMI model + VI-VT Analog buffer + RDL (etc) in [External Model] (Case 1)
  - AMI model + Analog buffer represented as S-parameter-IO (Case 2)
  - AMI model (contains Analog-IO buffer coded as in AMI itself) + S-parameter/Spice RDL (Case 3)

[External Model]

Language **SPARAM**

Type I/O

(VI-VT tables are not required as S-Params represent the analog I/O buffer or RDL etc + I/O buffer)

corner	file_name
Typ	io_typ.s4p
Min	io_min.s4p
Max	io_max.s4p

| Ports List of port names (in same order as in **SPICE** | **SPARAM**)


Ports A\_signal\_pos A\_signal\_neg my\_receive my\_drive my\_enable

Ports A\_puref A\_pdref A\_pceref A\_gceref A\_extref my\_ref A\_gnd


(c) 2010 Cadence Design Systems, Inc. All rights reserved worldwide.

**cadence**<sup>™</sup>


## Using AMI in conjunction with [External Model]



Case 1



Case 2




Case 3

(c) 2010 Cadence Design Systems, Inc. All rights reserved worldwide.

cadence™


## Summary

- Package parasitics can be modeled as SPICE using [External Model]; but we need to support S-parameters and it should be under proper keyword in Package-Section
- [External Model] has been traditionally used as alternate to VI-VT data; but we need to leverage it to use this model in conjunction with VI-VT
- [External Model] should support parameter switching to pick subcircuits dynamically
- AMI model today assumes analog-IO available as VI-VT; AMI model should work in conjunction with [External Model]



(c) 2010 Cadence Design Systems, Inc. All rights reserved worldwide.

cadence™





## IBIS-ISS: What It Is and What It Means to You

Michael Mirmak  
Intel Corporation  
Chair, IBIS Open Forum

馬夢寬  
英特爾公司  
IBIS 委員會主席

IBIS Summit Taipei  
November 12, 2010

台北 IBIS 技術研討會  
2010 年 11 月 12 日

Originally presented in Shenzhen on Nov. 9, 2010

1

## Legal Disclaimer

**Notice:** This document contains information on products in the design phase of development. The information here is subject to change without notice. Do not finalize a design with this information. Contact your local Intel sales office or your distributor to obtain the latest specification before placing your product order.

INFORMATION IN THIS DOCUMENT IS PROVIDED IN CONNECTION WITH INTEL® PRODUCTS. EXCEPT AS PROVIDED IN INTEL'S TERMS AND CONDITIONS OF SALE FOR SUCH PRODUCTS, INTEL ASSUMES NO LIABILITY WHATSOEVER, AND INTEL DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY RELATING TO SALE AND/OR USE OF INTEL PRODUCTS, INCLUDING LIABILITY OR WARRANTIES RELATING TO FITNESS FOR A PARTICULAR PURPOSE, MERCHANTABILITY, OR INFRINGEMENT OF ANY PATENT, COPYRIGHT, OR OTHER INTELLECTUAL PROPERTY RIGHT. Intel products are not intended for use in medical, life saving, or life sustaining applications. Intel may make changes to specifications, product descriptions, and plans at any time, without notice.

All products, dates, and figures are preliminary for planning purposes and are subject to change without notice.

Designers must not rely on the absence or characteristics of any features or instructions marked "reserved" or "undefined." Intel reserves these for future definition and shall have no responsibility whatsoever for conflicts or incompatibilities arising from future changes to them.

The Intel products discussed herein may contain design defects or errors known as errata which may cause the product to deviate from published specifications. Current characterized errata are available on request.

Copies of documents which have an order number and are referenced in this document, or other Intel literature, may be obtained by calling 1-800-548-4725, or by visiting Intel's website at <http://www.intel.com>.

Intel and the Intel logo are trademarks of Intel Corporation in the U. S. and other countries.

Copyright © 2010, Intel Corporation. All rights reserved.

\*Other names and brands may be claimed as the property of others.

2

\* Other names and brands may be claimed as the property of others



## Agenda

- The Problem of SPICE\* Model Portability
- The Concept of IBIS-ISS
- What Is and Isn't Supported
- IBIS-ISS and Good SPICE Usage
- Status and Future Work
- Summary and Call for Action!

3

\* Other names and brands may be claimed as the property of others



## A Standard SPICE\* Does Not Exist

- What does the following SPICE\* statement do?

Example `I=sin(V(3,0))`

- Results depend on the SPICE tool you use
  - IBIS or non-linear dependent source?
- Some elements are not supported or do not share a common meaning in all SPICE variants
  - Other non-universal elements include P, W, Y, Z

How do you ensure a model works in your tool or your customers' tools?

4

\* Other names and brands may be claimed as the property of others



## A Solution for SI/PI Interconnects

- SPICE\* netlists include interconnects, devices and engine commands
  - e.g., .tran analysis for a driver and receiver on a PCB trace
- IBIS supports portable device models directly
- Engine commands are specific to EDA tools
- How to ensure interconnect models are portable?
  - Package, via, connector, PCB trace, on-die PDN...

**IBIS-ISS: an industry baseline for interconnect modeling in SPICE**

5

\* Other names and brands may be claimed as the property of others



## IBIS-ISS in Simple Terms

- IBIS-ISS: IBIS Interconnect SPICE\* Subcircuits
- Defines a limited set of common, basic elements useful for SI interconnect modeling
- Based on documents and concepts donated by Synopsys as seen in Synopsys HSPICE\*
- Developed with SI community through IBIS Interconnect Task Group
  - EDA vendors, IC vendors and system vendors

6

\* Other names and brands may be claimed as the property of others



## What Is (and Is Not) Supported

- Fundamental circuit elements
  - Resistors, Inductors, Capacitors: R, L, K, C
  - Dependent Sources: E, F, G, H
  - Transmission Lines: T, W (including tabular, Foster, etc.)
  - S-parameters: S
- Subcircuit definitions and instantiation
  - .subckt, .ends, X element
- Other basic commands
  - .include, .end, .param

... but no engine commands, no active device support, and no field solver

7

\* Other names and brands may be claimed as the property of others



## Usage Model

- IBIS-ISS consists entirely of subcircuits and subcircuit definitions
  - IBIS-ISS does not define [netlists](#)
  - Subcircuits may be nested or independent
- All parameters are local, and passed explicitly
- Multiple files are supported (.include)
- Compliant tools simply accept IBIS-ISS files
  - Meaning, properly apply IBIS-ISS assumptions within the scope of the top-level subcircuit

8

\* Other names and brands may be claimed as the property of others





## How Does It Work?

```
.subckt my_trace_group 1 2 3 4 5 6 7 8 ref length=5e-3
* Units are meters
* This is a top-level subcircuit
* The user/system designer will instantiate this circuit in a netlist

Xtrace_a 1 ref 2 ref single_trace local_length=length
Xtrace_b 3 ref 4 ref single_trace local_length=length
Xtrace_c 5 ref 6 ref single_trace local_length=length
Xtrace_d 7 ref 8 ref single_trace local_length=length

* This circuit assumes no crosstalk

.subckt single_trace in local_ref out local_ref local_length=1
Wsingle in local_ref out local_ref N=1 L='local_length'
+ TABLEMODEL='single_line_table'

.include 'single_line_table.inc'
* This file defines the tabular data using .MODEL
* This file should also be written using ISS rules
.ends

.ends
```

9

\* Other names and brands may be claimed as the property of others



## Using SPICE\* Correctly

- Good SPICE\* habits will make IBIS-ISS adoption and use easier
  - Pass parameters explicitly and sparingly
  - Do not rely on global parameter definitions
  - Avoid using global nodes
  - Use modular circuit design
  - Make node, parameter and element names clear and unique
  - Avoid setting engine options in subcircuits
  - Avoid ambiguous units and multipliers (e.g., amps vs. atto-)

Practice using IBIS-ISS rules in your  
circuits today

10

\* Other names and brands may be claimed as the property of others



## Status and Future Work

- Draft v0.7 now in review
- Once drafts are complete, the document will be provided to the IBIS Open Forum for approval
- A parser is under consideration
- Documents and background materials on-line:
  - [http://www.eda.org/ibis/interconnect\\_wip/](http://www.eda.org/ibis/interconnect_wip/)
- Mailing list available for updates and discussion:
  - <http://www.freelists.org/list/ibis-interconn/>

Questions and comments are welcome!

11

\* Other names and brands may be claimed as the property of others



## Summary

- If you model interconnects, IBIS-ISS can help ensure usability across SPICE\* tools
- If you use SPICE of any kind, IBIS-ISS will be familiar to you
- Following principles of good SPICE circuit construction makes IBIS-ISS easy to use

Please study, learn, discuss and comment on the IBIS-ISS draft.

Your contributions are important!

12

\* Other names and brands may be claimed as the property of others



## Model Connection Protocol extensions for Mixed Signal SiP

Taranjit Kukal ([kukal@cadence.com](mailto:kukal@cadence.com))  
Dr. Wenliang Dai ([wldai@cadence.com](mailto:wldai@cadence.com))  
Brad Brim ([bradb@sigrity.com](mailto:bradb@sigrity.com))  
assisted by Eiji Fujine Fujitsu VLSI Limited

Presented by: Kevin Liu – Cadence

Note: Previously presented at IBIS Summit in China Nov. 9

Asian IBIS Summit  
Taipei, Taiwan  
November 12, 2010



(c) 2010 Cadence Design Systems, Inc. All rights reserved worldwide.

## Agenda


- Why Model Connection Protocol
- Model Connection Protocol overview
- Extensions required for Mixed Signal SiP
- MCP Applications
- Summary



(c) 2010 Cadence Design Systems, Inc. All rights reserved worldwide.


## Why Model Connection Protocol - IC/Pkg/Board PDN Co-design

- Design low impedance path: supply to chip




(c) 2010 Cadence Design Systems, Inc. All rights reserved worldwide.

## Why Model Connection Protocol - IC/Pkg/Board PDN Co-design



Chip PDN models can vary from 2-node to N-nodes, where N is the number of physical pins.

There can be 1 to M current sources, where M may be much larger than N.



(c) 2010 Cadence Design Systems, Inc. All rights reserved worldwide.

## Why Model Connection Protocol

### - IC/Pkg/Board PDN Co-design


- Chip/Package/Board have many physical connections
  - Chip-Package Boundary: 100-6000
  - Package-Board Boundary: 100-3000
- Not all electrical nodes can have per-pin resolution
  - Models may become too large for computation, simulation
- Need way to group pins and auto-connect models across IC/Pkg/Board

(c) 2010 Cadence Design Systems, Inc. All rights reserved worldwide.

## MCP Overview

### - Establish mapping

- Pin grouping and mapping
  - physical pin (of layout) to electrical node (of model) per Net
  - Mapping to connecting structure using physical location



Example of VDD net across chip-pkg-board

(c) 2010 Cadence Design Systems, Inc. All rights reserved worldwide.

# MCP Overview

## - Establish mapping

```

.subckt package p1 p2 p3 p4
* [MCP Begin]
* [MCP Ver] 1.1
* [Structure Type] PKG
* [MCP Source] package extraction tool
* [Coordinate Unit] um
* [Connection] diel myCPU 7
* [Connection Type] DIE
* [Power Nets]
    01 p1 VDD 0 0
    02 p1 VDD 0 100
    03 p1 VDD 100 0
    04 p1 VDD 100 100
    05 p2 VDD 50 0
    06 p2 VDD 50 50
    07 p2 VDD 50 100
* [Connection] board1 my_board 4
* [Connection Type] PCB
* [Power Nets]
    08 p3 VDD 0 0
    09 p3 VDD 0 200
    10 p4 VDD 200 0
    11 p4 VDD 200 200
* [MCP End]
--- SPICE elements ---
.ends

.subckt chip d1 d2 d3 d4 d5 d6 d7
* [MCP Begin]
* [MCP Ver] 1.1
* [Structure Type] DIE
* [MCP Source] chip extraction tool
* [Coordinate Unit] um
* [Connection] pkg1 pkg_bumps 7
* [Connection Type] PKG
* [Power Nets]
    pin1 d1 VDD 0 0
    pin2 d2 VDD 0 100
    pin3 d3 VDD 100 0
    pin4 d4 VDD 100 100
    pin5 d5 VDD 50 0
    pin6 d6 VDD 50 50
    pin7 d7 VDD 50 100
* [MCP End]
--- SPICE elements ---
.ends

.subckt board b1
* [MCP Begin]
* [MCP Ver] 1.1
* [Structure Type] PCB
* [MCP Source] board extraction tool
* [Coordinate Unit] mm
* [Connection] pkg1 pkg_balls 4
* [Connection Type] PKG
* [Power Nets]
    pin_1 b1 VDD 0.0 0.0
    pin_2 b1 VDD 0.0 0.2
    pin_3 b1 VDD 0.2 0.0
    pin_4 b1 VDD 0.2 0.2
* [MCP End]
--- SPICE elements ---
.ends
    
```


Pins of net  
Electrical node  
Netname  
X-Y loc of pin

### Example of VDD net across chip-pkg-board

(c) 2010 Cadence Design Systems, Inc. All rights reserved worldwide.

# MCP Extensions for Mixed Signal SiP

- Analyze power-delivery to ICs when Package rails supply power to
  - different ICs that could be digital and/or analog
  - RF-modules and Passive/Active SMDs
- Need Schematic driven Mixed Signal Simulations to process IR-drop at power-rails



(c) 2010 Cadence Design Systems, Inc. All rights reserved worldwide.

## MCP Extensions for Mixed Signal SiP


-Current MCP scope



9

(c) 2010 Cadence Design Systems, Inc. All rights reserved worldwide.

## MCP Extensions for Mixed Signal SiP




10

(c) 2010 Cadence Design Systems, Inc. All rights reserved worldwide.

## MCP Extensions for Mixed Signal SiP


### - Mixed Signal IR-drop Task Flow



## MCP Extensions for Mixed Signal SiP

- Electrical connectivity of models with disparate pin grouping

- Support for mapping of different electrical port-groups across different structures
  - As an example
    - a package model with 2-by-2 grid-based pin grouping
    - a chip model with 3-by-3 grid-based pin grouping
  - desired is an electrical circuit to interface between an 8 node circuit and an 18 node circuit




12 (c) 2010 Cadence Design Systems, Inc. All rights reserved worldwide.



## MCP Extensions for Mixed Signal SiP

- Optional Column for mapping of electrical nodes across structures

Package: .Subckt bp1 dp1




(c) 2010 Cadence Design Systems, Inc. All rights reserved worldwide.

## MCP Extensions for Mixed Signal SiP

- Caution: Electrical connectivity with disparate pin grouping

- Examine the nodes of the each net
  - for overlapping pin group domains, the corresponding nodes are shorted together
    - (1,1) node shorts together {(1,1), (1,2), (2,1), (2,2)} nodes
    - (1,2) node shorts together {(1,2), (1,3), (2,2), (2,3)} nodes
    - (2,1) node shorts together {(2,1), (2,2), (3,1), (3,2)} nodes
    - (2,2) node shorts together {(2,2), (2,3), (3,2), (3,3)} nodes
  - alternately
    - (2,2) node shorts together {(1,1), (1,2), (2,1), (2,2)} nodes
  - all nodes are shorted together, reducing to per-net connectivity
    - instead of 8 or 18 node electrical connectivity it is actually 2 node connectivity
- Recommendation
  - Connecting two disparately pin-grouped models is possible by choosing to short together electrical nodes that have overlapping pin domains
    - but it can reduce the effective resolution of the model at the chip/package interface
    - Useful in case of early debugging and quick connectivity



(c) 2010 Cadence Design Systems, Inc. All rights reserved worldwide.

## Extensions over existing MCP


### - Support for Modules as connect type structures

- Mixed Signal SiPs would have elements other than ICs like
  - RFmodules
  - Metal Passive structures
  - SMD components
  - Silicon Interposers
- These structure draw power impacting PDN loading and hence we need to support [Module] category besides IC, Package and Board

15 (c) 2010 Cadence Design Systems, Inc. All rights reserved worldwide.

## Extensions over existing MCP

### - Support for Modules as connect type structures



(c) 2010 Cadence Design Systems, Inc. All rights reserved worldwide.

## Extensions over existing MCP

### - Connection by Refdes besides X-Y location


- In order to connect to structures that are SMD or metal-passive structures on SiP – usually a case for Mixed Signal SiP, it becomes difficult to connect by X-Y locations.
- Early analysis may require quick way of stitching the models across structures and minor placement or resolution changes can cause X-Y mapping to fail.
- Optional column showing connection by REFDES makes easy mapping for Mixed-Signal modules and early trials
  - Examples of connecting interfaces could be
    - IO-cellname (DIE IO)
    - R1:1 (pin 1 of R1)
    - CONN:1 (pin1 of PCB connector)
    - my\_model\_opamp:3 (port-3 of opamp subcircuit)

17 (c) 2010 Cadence Design Systems, Inc. All rights reserved worldwide.

## Extensions over existing MCP

### - Connection by Refdes besides X-Y location

- Simulating Analog DIE in package schematics with loading from passive structures connected to DIE
- The simulation data is post-processed to obtain IR-drop at power-rails





[connection type MODULE]			
Pin1	dp1	VDD	<del>5 4</del>
Pin2	dp1	VDD	<del>6 4</del>
Pin3	dp1	VDD	<del>7 4</del>

varistor1:2 //Reference\_design:pin//  
varistor2:2

(c) 2010 Cadence Design Systems, Inc. All rights reserved worldwide.

## MCP applications: Digital DIE IR-drop - Digital DIE in context of package model


Simulation results of Vdd rail: Dynamic IR-Drop



(c) 2010 Cadence Design Systems, Inc. All rights reserved worldwide.

## MCP applications: Analog DIE IR-drop -Analog DIE in context of package model & Digital DIE-models

- Analog DIE test-bench with power-rail model
- Digital DIE model connected to represent loading of power-rail
- Analog DIE IR-drop post simulations



(c) 2010 Cadence Design Systems, Inc. All rights reserved worldwide.

## Summary: MCP format updated in context of Mixed Signal contents

```

* [MCP Begin]
* [MCP Ver] 1.1
* [Structure Type] {DIE|PKG|PCB} Device Info (self)
* [MCP Source] source text
* [Coordinate Unit] unit Device Info (external)
* [Connection] connectionName partName numberPhysicalPins
* [Connection Type] {DIE|PKG|PCB} Module Connection Info
*
* [Power Nets]
*   pinName modelNodeName netName x y I/F electrical I/F part-ref
*   ... node column column
*   pinName modelNodeName netName x y
* [Ground Nets]
*   pinName modelNodeName netName x y Pin Info
*   ...
*   pinName modelNodeName netName x y
* [Signal Nets]
*   pinName modelNodeName netName x y
*   ...
*   pinName modelNodeName netName x y
* [MCP End]
    
```

21 (c) 2010 Cadence Design Systems, Inc. All rights reserved worldwide.

cadence®

SIGRITY

FUJITSU