Extending/Leveraging IBIS Constructs to Model High-Speed I/Os and Packages using AMI, Spice, and S-Parameters

John Lin Flextronics, Inc

Taranjit Kukal, Feras Al-Hawari, Ambrish Varma Cadence Design Systems, Inc.

Presented by: Dr. Wenliang Dai - Cadence

Asian IBIS Summit Shenzhen China November 9, 2010



- IBIS Overview
- Why extend IBIS to SPICE models
 - Current Limitations
- Leveraging [External Model] to allow including Package S-Parameters for High Speed simulation
 - Example
- Extending [External Model] to:
 - Simulate VI-VT model in conjunction with Spice sub-circuits that represent RDL elements, DSP Spice code, etc.
 - Dynamically switch sub-circuits to take care of corners and parametric variations.
 - Simulate AMI with [External Model] that represents analog IO modeled in Spice or S-parameters.
- Summary




- IBIS Overview
- Why extend IBIS to SPICE models
 - Current Limitations
- Leveraging [External Model] to allow including Package S-Parameters for High Speed simulation
 - Example
- Extending [External Model] to:
 - Simulate VI-VT model in conjunction with Spice sub-circuits that represent RDL elements, DSP Spice code, etc.
 - Dynamically switch sub-circuits to take care of corners and parametric variations.
 - Simulate AMI with [External Model] that represents analog IO modeled in Spice or S-parameters.
- Summary



IBIS overview

- Analog IO model is modelled by IBIS VI and VT curves
- Equalization (DSP algorithmic) portion of IO model is modelled by AMI C-code (Algorithmic Model Interface) that is pointed by IBIS model
- RDL and or pin parasitics are lumped into pin R/L/C values





Why extend IBIS to SPICE models

- At high frequencies, IO buffers could have portions that need to be modeled using Spice files:
 - On DIE Terminations (ODT) that vary with frequencies need to be expressed as s-parameters or RLGC Spice files
 - On DIE RDL parasitics become significant and vary with frequencies and hence have to be expressed as sparameters or SPEF
 - Analog portion of IO-buffer is expressed as Spice as against VI-VT curve; s-parameters can also be used to describe transfer characteristics of IO-buffer amplifiers.
 - Some algorithmic portion may be modeled in Spice as against AMI code



Why extend IBIS to SPICE models

Multiple Sub-circuits / Spice files

- Different Spice sub-circuits could be applicable for different process corners. On-DIE RDL could be expressed as different s-parameter files for typ/min/max conditions.
- Different Spice sub-circuits could be applicable for different buffer configurations. For example, Preemphasis portion could have been modeled as Spice using different sub-circuits for different settings.
- ODT could be a function of current being drawn out of IO-buffer (Dynamic ODT) and could have been expressed as behavioral Spice, Verilog-A



Current Approach and Limitations


 Package parasitics can be used as S-parameters by including them as part of interconnect network in a way similar to external interconnect parasitics.

Limitation

- RDL parasitics that need to be part of IO-buffer characterization are treated as interconnects and assumed bi-directional.
- Spice IO-buffers can be included as part of IBIS using [External Model] Keyword.

Limitations

- Cannot model DSP (in SPICE) in conjunction with AMI model
 - Use of [External Model] in conjunction with VI-VT (IBIS) is not recommended today
- Does not directly support s-parameters (Touchstone)
 - For example, it is not easy to model RDL and other elements in conjunction with VI-VT curves cannot take care of process corners and parametric selection of subcircuits





- IBIS Overview
- Why extend IBIS to SPICE models
 - Current Limitations
- Leveraging [External Model] to allow including Package S-Parameters for High Speed simulation
 - Example
- Extending [External Model] to:
 - Simulate VI-VT model in conjunction with Spice sub-circuits that represent RDL elements, DSP Spice code, etc.
 - Dynamically switch sub-circuits to take care of corners and parametric variations.
 - Simulate AMI with [External Model] that represents analog IO modeled in Spice or S-parameters.
- Summary



Leveraging [External Model] to Support Package S-Parameters

- Long-term: IBIS model should have Keywords to support Touchstone S-parameters under Package section, with fields to
 - point to touchstone file from the Package section
 - provide port-mapping of IO-buffer pins to s-parameter ports
 - R/L/C values should be ignored by SI tools if s-parameter file is used
- Short-term: This can be achieved through use of [External Model] keyword
 - Set R/L/C values in package keyword as ZERO (to avoid double counting)
 - Point to the touchstone file of the package inside the Spice subcircuits




Example: Support for S-parameters for package parasitics using [External Model]

- Use IBIS Device with 4 pins (1, 2, 3, and 4)
- Pins 1 and 2 are +ve and -ve diff pins respectively, with a "tx" diff model assigned to both of them
- Pins 3 and 4 are +ve and -ve diff pins respectively, with a "rx" tdiff model assigned to both of them
- Tx and Rx contain corresponding
 - [External Model] section



Example



- Set the values of all package parasitics to 0 or NA because in this case we will model the package using an s-parameter that is referenced from the Rx/Tx subckts
- Assign the same model to each diff pin (e.g., tx is assigned to pins 1 and 2)
- Define the diff pins (e.g., 3 and 4) and specify vdiff



Example

```
[External Model]
Language SPICE
 Corner corner name file name circuit name (.subckt name)
                    tdiff tx.spc tdiff tx tvp
Corner
                    tdiff tx.spc tdiff tx min
         Min
Corner
                    tdiff tx.spc tdiff tx max
         Max
Corner
 Ports List of port names (in same order as our 8-term macromodel)
Ports A puref A signal pos A pdref my drive my enable
Ports A pcref A gcref A signal neg my ref
 D_to_A d_port port1
                           port2
                                   vlow which trise tfall corner name
D_to_A D_drive my_drive my_ref 0.0 3.3 0.5n 0.3n Typ
D_to_A D_drive my_drive my_ref
                                   0.0 3.0 0.6n 0.3n Min
D to A D drive my drive
                           my ref
                                    0.0 3.6
                                              0.4n 0.3n Max
                                                                             Example SPICE, Verilog-A(MS) or VHDL-A(MS) implementation of a
[End External Model]
                                                                             true differential buffer
```

- Specify language as SPICE
- Specify the SPICE files that contain the subckts for the typ/min/max corners i.e., tdiff_rx.spc in this case;
- tdiff_rx.spc should contains the following subckts tdiff_rx_typ, tdiff_rx_min, and tdiff_rx_max
- Ports can be split on separate lines, but each line is a continuation for the previous one (in this case each subckt has 9 ports)
- Add the D/A or A/D statements (no need for D_enable and D_Drive conversion for input models)



Example

```
.subckt tdiff_tx_typ 1 2 3 my_drive my_enable 6 7 8 my_ref
   The terminals in an 8-terminal differential MacroModel are as follows:
       power = 1
       outp = 2
       around = 3
       input = 4
       enable = 5
       power_clamp_reference = 6
       ground_clamp_reference = 7
       outn = 8
v1 mu_ref 0 0
r1 my_enable 0 1e6
r2 my_drive my_ref 1e6
erx in 0 v='v(my_drive,my_ref)'
einv inv 0 \text{ v='v(1)} - \text{v(in)'}
S1 in 2 inv 8 algorithm=default file= diff pkg.s4p
.ends
```

- The SPICE subckt tdiff_tx_typ for the typical corner in tdiff_tx.spc is as shown on the left. Min and Max similar.
- We need to connect the extra IBIS nodes inside the subckt to make sure there are no disconnected nodes in the circuit
- This is a simple pass-through driver that applies the "in" stimulus and its inverted pattern to the package input nodes
- The s-parameter file (diff_pkg.dat) for the package is referenced internally in the subckt and connects the in and inv stimulus to the I/O output nodes i.e. 2 and 8

Similar for Rx




- IBIS Overview
- Why extend IBIS to SPICE models
 - Current Limitations
- Leveraging [External Model] to allow including Package S-Parameters for High Speed simulation
 - Example
- Extending [External Model] to:
 - Simulate VI-VT model in conjunction with Spice sub-circuits that represent RDL elements, DSP Spice code, etc.
 - Dynamically switch sub-circuits to take care of corners and parametric variations.
 - Simulate AMI with [External Model] that represents analog IO modeled in Spice or S-parameters.
- Summary




Simulate VI-VT model in conjunction with Spice

 Traditionally [External Model] keyword has been used for IO-buffer that needs to characterized as Spice IO in which case IBIS VI-VT data is not required.



- Extend use of [External Model] keyword to point to Spice sub-circuits that augment VI-VT data for complete characterization of IO-buffer.
 - Model On-DIE RDL parasitics using Spice or Sparameters that connect to Analog IO-buffer characterized as VI-VT data
 - Model DSP algorithm in Spice that works in conjunction with VI-VT data





Simulate VI-VT model in conjunction with Spice

```
Typ dsp.spc | dsp_typ.s4p dsp_typ

Min dsp.spc | dsp_min.s4p dsp_min

Max dsp.spc | dsp_max.s4p dsp_max
```

```
| Ports List of port names (in same order as in SPICE | SPARAM)

Ports A_signal_pos A_signal_neg my_receive my_drive my_enable

Ports A_puref A_pdref A_pcref A_gcref A_extref my_ref A_gnd
```



- IBIS Overview
- Why extend IBIS to SPICE models
 - Current Limitations
- Leveraging [External Model] to allow including Package S-Parameters for High Speed simulation
 - Example
- Extending [External Model] to:
 - Simulate VI-VT model in conjunction with Spice sub-circuits that represent RDL elements, DSP Spice code, etc.
 - Dynamically switch sub-circuits to take care of corners and parametric variations.
 - Simulate AMI with [External Model] that represents analog IO modeled in Spice or S-parameters.
- Summary




Dynamically switch sub-circuits to take care of corners and parametric variations.

[External Model] Language SPICE


corner	file_name
Тур	tdiff.spc
Тур	tdiff.spc
Min	tdiff.spc
Max	tdiff.spc

circuit_name tdiff_txrx_typ tdiff_txrx_typ tdiff_txrx_min tdiff_txrx_max



selection

switch_param_val 50,100,150 1,2,5 -50,-100,-150 70, 120, 200





- IBIS Overview
- Why extend IBIS to SPICE models
 - Current Limitations
- Leveraging [External Model] to allow including Package S-Parameters for High Speed simulation
 - Example
- Extending [External Model] to:
 - Simulate VI-VT model in conjunction with Spice sub-circuits that represent RDL elements, DSP Spice code, etc.
 - Dynamically switch sub-circuits to take care of corners and parametric variations.
 - Simulate AMI with [External Model] that represents analog IO modeled in Spice or S-parameters.
- Summary




Using AMI in conjunction with [External Model]


- Analog IO buffers in some cases could be modeled as s-parameters or as Spice subcircuits. These models then work in conjunction with AMI code that represents DSP portion of IO-buffers. There could be even situations where IO-core itself becomes part of this AMI code.
- Hence we need to support AMI model simulation in absence of VI-VT data.
 - AMI model + Analog buffer represented as Spice-IO
 - AMI model + VI-VT Analog buffer + RDL (etc) in [External Model] (Case 1)
 - AMI model + Analog buffer represented as S-parameter-IO (Case 2)
 - AMI model (contains Analog-IO buffer coded as in AMI itself) + S-parameter/Spice RDL (Case 3)




Using AMI in conjunction with [External Model]



Case 1



Case 2




Case 3



Summary

- Package parasitics can be modeled as SPICE using [External Model]; but we need to support S-parameters and it should be under proper keyword in Package-Section
- [External Model] has been traditionally used as alternate to VI-VT data;
 but we need to leverage it to use this model in conjunction with VI-VT
- [External Model] should support parameter switching to pick subcircuits dynamically
- AMI model today assumes analog-IO available as VI-VT; AMI model should work in conjunction with [External Model]



cādence™