WELCOME FROM MICHAEL MIRMAK, INTEL CORPORATION

On behalf of the IBIS Open Forum, I would like to welcome you to the sixth annual Asian IBIS Summit (China). We have always been happy to visit with our friends in the People's Republic and exchange thoughts and ideas with them. I am happy to see that, regardless of conditions, the IBIS community here continues to grow in size and achievement.

We are grateful to our generous co-sponsors for their assistance in making these events possible and hope that you will encourage them to continue their support in the years to come.

These annual Summits are only part of the IBIS Open Forum's ongoing activities. We invite your participation throughout the year in on-line discussions over our e-mail reflectors and during our teleconference meetings. IBIS and the specifications it manages can only advance through the active involvement of signal and power integrity communities worldwide.

As always, we hope that you enjoy the Summit and find the presentations and discussions useful. We wish you success.

Michael Mirmak Chair, IBIS Open Forum

欢迎词

我仅代表IBIS开放论坛欢迎各位参加第六次亚洲IBIS(中国)峰会。我们一直都很高兴地来到中华人民共和国和我们的朋友交流技术与心得。我很高兴地看到,在任何条件下,无论从使用的规模和研究的深度上,IBIS都在这里继续普及和增长。

我们感谢各赞助单位对这个会议的经济支持,并希望你们将来能继续支持这个峰会的顺利召开。

每年的IBIS峰会仅仅是IBIS开放论坛正在进行的活动的一部分。我们邀请各位能积极参与在我们的电子邮件论坛和电话会议上讨论。 IBIS开放论坛和其规范的发展 依赖于全世界的工程师在信号和电源完整性的积极参与。

与往常一样,我们希望您能从此次峰会中发现有用的资料和讨论。祝大家成功。

马梦宽

IBIS峰会主席

WELCOME FROM LI JINJUN, HUAWEI TECHNOLOGIES

Dear Experts, Ladies and Gentlemen,

Since the year of 2005, the IBIS Asian Summit in China has been successful meeting on high-speed design topics. This year the attendance, paper quality and quantity have increased, and more companies are joining as sponsors.

Huawei continues to support the IBIS Committee. We greatly appreciate you, the attendees, whose enthusiasm help make these events successful.

Welcome everyone.

Best Regards, Li Jinjun Huawei Technologies

各位专家,各位来宾,

自从 2005 年以来, IBIS 已经成为了中国国内高速设计的一次盛会。现在,不 仅内容一届比一届更深入,范围更广泛,赞助厂商和参加人数都在增加。 华为一如既往支持 IBIS 组织的活动,预祝 IBIS 技术研讨会取得成功。

谢谢大家 华为公司 厉进军

Shanghai 2009



AGENDA AND ORDER OF THE PRESENTATIONS

(The actual agenda might be modified)

| | IBIS SUMMIT MEETING AGENDA |
|-------|---|
| 8:15 | REFRESHMENTS & SIGN IN - Vendor Tables Open at 8:30 |
| 9:15 | <pre>Welcome - Li, JinJun (Huawei Technologies, China) - Mirmak, Michael (Chair, IBIS Open Forum, Intel Corporation, USA)</pre> |
| 9:35 | Point Reduction Method for IBIS Curves |
| 10:05 | BREAK (Refreshments and Vendor Tables) |
| 10:25 | <pre>IBIS for SSO Analysis</pre> |
| 11:05 | PDN Design and Analysis Methodology in SI&PI Co-design 29 Luo, ZiPeng and Liu, SuYao (Huawei Technologies, China) |
| 11:35 | Correlating C_pin Capacitance with Measurements |
| 12:00 | FREE BUFFET LUNCH (Hosted by Sponsors) - Vendor Tables |

AGENDA AND ORDER OF THE PRESENTATIONS (Continued)

- 14:10 Spice Subcircuit Support for Serial Link Channel Design 61
 Using IBIS [External Model]
 Dong, XiaoQing*: Zhong, ZhangMin**#; and Willis, Ken**##
 (*Huawei Technologies, China and **Sigrity, #China, and ##USA)
- 14:40 Extending/Leveraging IBIS Constructs to Model High-Speed 70
 I/Os and Packages using AMI, Spice, and S-Parameters
 Lin, John*, Al-Hawari, Feras**##, Kukal, Taranjit**#, and
 Varma, Ambrish**## (*Flextronic, China, and
 **Cadence Design Systems, #India and ##USA)
- 15:10 BREAK (Refreshments and Vendor Tables)
- 16:00 Modeling Methods for Complex S-parameters in Touchstone 2.0 . . . 88 Guan, JinKu and Zhu, ShunLin (ZTE Corporation, China)
- 16:30 Model Connection Protocol Extensions for Mixed Signal SiP 98 Kukal, Taranjit*#; Dai, WenLiang*##; Brim, Brad**; and Fujine, Eiji*** (*Cadence Design Systems, #India, ##China, **Sigrity, USA and ***Fujitsu VLSI Limited, Japan)
- 17:00 Concluding Items
- 17:30 END OF IBIS SUMMIT MEETING







| 5.3 Data Limiting The BIJS version 2.1 through 3.2 specifications limit V corner, for the Rissing Wavefform) and JFalling Wavef BJIS version 4.0. Similarly, I-V table tables are also In [Pulldown], IPOWER Clamp], and (GND Clamp] key? These limitations mean that some sort of algorithm mused in the final IBJS model, should the data file connow in use: Points selected using a regular interval Points selected using "greatest change" algo The first of these simply selects data points ar regular table data set containing 200 points, from 0 us to 19 points plus zero; the sequence would then be 0 ns, 2 While this method is simple to implement, it does no data points. If a V-T table has settled by the 50th una and added to the IBIS file, though the voltage inform | A Tables to 100 points or rows of data total, for each imil keywords. This limit was extended to 1000 points in mitted to 100 points total, for each corner, for the [Pulhup], words. |
|--|--|
| IBIS Open Forum IBIS M | |















































| | SPICE transistor level model | IBIS model | |
|--------------------------|--|---|--|
| Contents | Detailed circuits and netlists Device library, parameters Related deign information | I-V/V-T for the final stagePin information | |
| Accuracy | Very good | Good for SI ? for PI | |
| Format | Usually, encrypted for outside IC vendors. Usually, NDA is necessary. | Text file Open format | |
| Simulation time | Typically, several to 10 times slower than IBIS | Much faster than SPICE model | |
| EDA tools Utilization | Specific simulator is necessary for encrypted models | Many SI/PI tools support. | |












































































































| #1 AMI modeling barrier Image: Comparison of the second |
|---|
| AMI Modeling suppose to Speed-up System Design Cycle, BUT, Model-generation takes Significant Time & Resources System Vendors have to wait a LONG time before accurate AMI models become available |
| Note: Vendors with NO experience in AMI modeling are spending <u>6-12+ months</u> to come up with first-generation models |
| Models come very late in Design Cycle $ ightarrow$ used only for Validation, NOT Design |
| |
| Page 3 Agilent Technologies |





| Jan | Feb | Mar | Apr | May | Jun | Jul | Aug | Sep | Oct | Nov | Dec |
|--|--|---|--|--------------------------------------|---------|-----|-----|-----|-----|-----|-----|
| latlab Library o Building FIR/IIR FFE/DFE CDR S-block Peaking | /C++ Moo f <u>Common</u> <u>Blocks</u> <u>Q</u> VGA etc. | del <u>sutomatic C++</u> <u>C++</u> Code <u>Automatic AM</u> | C++ code : on -> AMI (<u>11 Generatio</u> Simulato | .dll, .ami <u>n</u> r Validati |) on | | | | | | |
| Auto | mated Al | MI Flow | | | | | | | | | |









| ESL flow: TX | Modeling Example (3) |
|-------------------------------------|--|
| Step-3: One-click | AMI Code-Generation |
| "Eustomer_Tx | Define Reserved and Model Specific Parameters -> Automatically configure appropriate AMI wrapper |
| Taps=1;0.2;0.4;0;0 [[1 .2 Gain=1 | .4 0 0]] |
| | Shell Configuration Shell Type: [BIS Algorithmic Modeling Interface AMI Model: Customer_tx AMI Configuration AMI Reserved Parameters AMI Model Specific Parameters |
| | Model Type Serdes Tx/Rx AMI_Init Arguments © LTI C NLTV © Tx C Rx |
| | Output Port Mapping Sample Interval Waveform Output Clock output |
| One-click AMI Code-generation | Generate Now |
| | Agilent Technologies |


















































































































































































| N | Iodel Connection Protocol |
|--------------------------------|---|
| extensions for Mixed Signal Si | |
| | Taranjit Kukal (<u>kukal@cadence.com</u>) |
| | Dr. Wenliang Dai (<u>wldai@cadence.com</u>) |
| | Brad Brim (<u>bradb@sigrity.com</u>) |
| | assisted by Eiji Fujine Fujitsu VLSI Limited |
| | Presented by: Dr. Wenliang Dai - Cadence |
| Asian | IBIS Summit |
| Shenz | zhen China Cadence Jaitiki FUITS |









































