WELCOME FROM BOB ROSS, TERASPEED CONSULTING GROUP

The IBIS Open Forum welcomes you to our fifth Asian IBIS Summit meeting in the Peoples Republic of China. Based on local interest in signal integrity and related technical issues, we recognized the potential for holding IBIS Summit meetings here. With strong local support, the first Asian IBIS Summit occurred in 2005, and we have continued having successful meetings every year since then.

Thank you for your continued interest during an economically difficult time. We now have 12 co-sponsors, whose financial support and involvement have made these meetings possible.

In addition to working on the well-established IBIS standard, the IBIS Open Forum continues to explore new directions in response to global challenges. This meeting represents part of our global outreach, where we seek and share ideas, experiences and challenges with China and other Asian companies.

We hope you find this meeting a rewarding experience.

Bob Ross Past Chair 1996-2001 Current IBIS Open Forum Chair

欢迎各位参加第五届亚洲IBIS开放论坛在中国人民共和国的会议。基于中国信号完整性和相关的技术问题,我们认识到在这里举行的IBIS会议的潜力。从2005年第一次亚洲IBIS会议,到之后每年我们成功的会议,都得到了大力的支持。

在目前全球经济困难时期,我们特别感谢您的继续关注和支持。这次会议我们 有12个赞助单位,有他们在财政上的支持和参与,我们的会议才能继续下去。

除了现有的IBIS标准的普及工作以外,IBIS开放论坛继续探讨应对全球技术挑战的新方向。这次会议代表了我们向全球拓展,寻求和交流新的思路,经验与中国和其他亚洲公司所面临的挑战。

我们希望您能在本次会议上有所收益。

鲍勃罗斯 (Bob Ross) 前任主席 1996-2001 当前的IBIS开放论坛主席

WELCOME FROM LI JINJUN, HUAWEI TECHNOLOGIES

Dear Ladies and Gentleman,

Welcome to the fifth annual Asian IBIS Summit (China). I would like to express my appreciation to IBIS group and all the sponsors, for co-organizing this event.

Since 2005, IBIS Asian Summit in China has been the top-level international conference in high speed digital design society in China. I am looking forward to working with IBIS members in China, and to expanding our base of participation in the region.

Huawei has been actively involved in all IBIS society's events both regionally and globally. Last year, we made some progresses in IBIS model simulation, such as IBIS model qualification by measurement. Your comments and suggestion will be deeply appreciated!

Welcome all of you to Shanghai! Hope you enjoying all the technical discussions and sharing throughout the meeting, and having a nice journey!

Thank you! Li Jinjun Huawei Technologies

各位专家,各位来宾:

欢迎大家来参加第5届亚洲 IBIS 技术研讨会, 衷心地感谢 IBIS 协会组织本次活动。

自从 2005 年以来, IBIS 技术研讨会已经成为了中国高速设计领域的一次盛会。我很高兴有机会与 IBIS 协会一起促进和扩大在该领域的分享。

华为积极参与各项 IBIS 活动。在过去一年中,我们也取得了一些进步,测试验证模型等,欢迎大家讨论和建议。

欢迎 IBIS 专家来到上海,希望你们能够喜欢所有的技术讨论和会议分享, 度过美好一天。

谢谢大家 华为公司 厉进军

Shanghai 2008



AGENDA AND ORDER OF THE PRESENTATIONS

(The actual agenda might be modified)

	IBIS SUMMIT MEETING AGENDA
8:15	REFRESHMENTS & SIGN IN - Vendor Tables Open at 8:30
9:00	<pre>Welcome - Li, JinJun (Huawei Technologies, China) - Ross, Bob (Chair, IBIS Open Forum, Teraspeed Consulting Group, USA)</pre>
9:20	Recent IBIS Activities
9:35	C_comp Extraction Methods for High-Speed I/O Buffers 9 Wang, Lance (IO Methodology, USA)
10:05	BREAK (Refreshments and Vendor Tables)
10:25	<pre>IBIS Quality Review, A Status Review of the IBIS 22 Quality Specification Ekholm, Anders* and LaBonte, Mike** (*Ericsson, Sweden and **Cisco Systems, USA)</pre>
10:55	Huawei's IBIS Model Quality Specification and 30 Technology Li, Jun (Huawei Technologies, China)
11:25	The Use of Optimization in Signal Integrity 39 Performance Centric High Speed Digital Design Flows Bensalem, Brahim**##, Wang, Lihau*#, Gupta, Sanjeev*# and Yuan, XuLiang*## (*Agilent Technologies and **Intel Corporation, #USA and ##China)
12:00	FREE BUFFET LUNCH (Hosted by Sponsors) - Vendor Tables

AGENDA AND ORDER OF THE PRESENTATIONS (Continued)

- 13:30 Behavioral Model Application in HSS Simulation 55 Jiang, Nan, Yang, ZhiWei, and Zhu, ShunLin (ZTE Corporation, China)
- 14:00 IBIS-AMI for IBM HSS15 Core Technology 64 Herrick, Chris (Ansoft, USA)
- 14:30 Recent Development of IBIS and Related EDA 80
 Technologies
 Hu, JinSong* and Chen, Raymond Y**. (Sigrity, *China
 and **USA)
- 15:00 BREAK (Refreshments and Vendor Tables)
- 15:20 Sparse Matrix Mapping in Future Touchstone 2.1 93 Ross, Bob (Teraspeed Consulting Group, USA)
- 15:50 Using S-parameters for Accurate Simulation 105 Li, BaoLong* and Pitner, Greg** (Ansoft, *China and **USA)
- 16:50 System Simulation Automation Model Connection 122
 Review
 Zhong, ZhangMin*, Brim, Brad**, and Chen, Raymond Y.**
 (Sigrity, *China and **USA)
- 17:20 Concluding Items
- 17:30 END OF IBIS SUMMIT MEETING





Page 5 of 133









ibischk5 {-numbered} -ami file4.ami







Copyright © 2006-2008 IO Methodology Inc.



















































































2009-9-30

Huawei's IBIS model quality specification and technology

Asian IBIS Summit, Shanghai China November 4, 2009

Lijun Huawei Technologies Co., LTD june_lee@huawei.com



www.huawei.com

HUAWEI TECHNOLOGIES CO., LTD.



Page 30 of 133





Page 31 of 133

t1: Hua	wei's m	nodel quality check	dist				
	最近	Checklist(英文)	Checklist(中文)	位調り		华方级别 2Bluffer	
IOI Dees	uneuked ses IBISCHK	nos cirecked IRIS file naceae IRIS/CHK	不敢计问组度 凝计问题CHK的运动检查			490116	
		Package] must have typinipipay values	[Package]###upipipipay@		n	▲1((で ² 成重)	
		Package) Restrict of print index values	(Packane) sakésee		-		
		(Pin) section complete	Pin 1 & alt a		-		
		Diff Pin1 referenced pin models matched	[Diff Pin] 19 Mile 79 FC 87		-		
		[Model Selector] entries have reasonable desc	(model selector) \$44 + #				
		Modell parameters have correct typ/min/max/	[Model] 泰骑泰有 新命的typ/min/max 應序				
		[Model] C comp is reasonable	[model] C comp 参考信会理				
		(Temperature Range) is reasonable	[Model Spect] S Overshoot 구泰治文委員与繁件				
		[Model Spec] S. Overshoot subparameters cor	[Model Spec] S Overshoot ∓∌a typ/min/ma				
		[Model Spec] S_Overshoot subparameters track typ/	雁序正确				
		[Model Spec] D_Overshoot subparameters cor	[Model Spec] D_Overshoot 干参飨完整旦与祭件				
	ible for Weveform Simul	I-V tables have correct typ/min/max order	[IV 曲场] IV表typ/min/max值局所正确		0		
		[Pullup] voltage sweep range is correct	[Pullup]电压扫描后因正的				
		[Pulldown] voltage sweep range is correct	[Pulldown]电压扫描右围正确				
		[POWER Clamp] voltage sweep range is corre	[POWER Clamp]电压扫描后面正确				
IQ2 shie f		[GND Clamp] voltage sweep range is correct	[GND Clamp]电压扫描后围正确				
		I-V tables do not exhibit stair-stepping	[IV 相映]IV 相须没有出现明显的台阶		•		
		Combined I-V tables are monotonic	[IV 曲块]IV 曲级单调		•		
		[Pulldown] I-V tables pass through zero/zero	[Pulldown] IV 相级过电压电波点考点				
		[Pullup] I-V tables pass through zero/zero	[Pullup] IV 电级过电压电波点率点		•		
		No leakage current in clamp I-Vtables	没有调电读出现在Ⅳ嵌仪表		•		
		I-V behavior not double-counted	▽特性没有重复计算到电线上				
		On-die termination modeling documented	ODT建模进行文档说明				
		ECL models I-V tables swept from -Vcc_to +2	ECL类型的BUFFER IV 曲块扫描从-Vcc到2Vcc屹				
		Point distributions in I-V tables should be suffic	∀ 朝時前放落点足形ち				
		Output and I/O buffers have sufficient V-T tab	OUTPUT和IO类型buffer的VT強器点足够多				
		V-I tables have reasonable point distribution	▽1.表合唱的点分布	-	-		
		v-i table endpoints match fixture voltages	▼1次电子応用計合制状电圧応用 (Deca10) / 100		-		
		Kampi K_load present if value other than 50 o	[[Kamp]K_j0a0/L供加來不是5UOHM	_	-		
		[Kamp] typ/min/max order is correct	[Kampgyp/nax/min/mp/注意]	-			
		[reamp] dv consistent with I-V table calculation	[[ramp] dv 5 ¥ 1 表示算程一致 (D) 表 =2001_0001 + 元 + 2 / 元至2 + 元		-		
		mamp) at is consistent with 20%-80% crossin	[[Kamp] 01 520%-80%电压上升/干能时间一致		u		











Page 34 of 133





Page 35 of 133





Page 36 of 133






www.huawei.com



Asian IBIS Summit, Shanghai China November 4, 2009

Brahim Bensalem, Intel Corporation Lihua Wang, Agilent Technologies, EEsof Division Sanjeev Gupta, Agilent Technologies, EEsof Division Xuliang Yuan, Agilent Technologies, EEsof Division

Agilent Technologies

Email contact: sanjeev gupta@agilent.com

(intel)

<section-header><section-header><section-header><section-header><list-item><list-item><list-item><list-item><table-container>

Page 39 of 133





Page 40 of 133





Page 41 of 133





Page 42 of 133





Page 43 of 133





Page 44 of 133





Page 45 of 133





Page 46 of 133







DDR2 Channel Design							
X8 Un-buf Channel	fered Mer	nory Down					
8 SDRAM	8 SDRAM Devices						
Signal Gro	oup to Op	imize: CMD	/ADD				
Design Pa	rameters						
Leadin	Escape	W leadin	S Breakout	Trace Spacing	Rtt	L Brkout]
2-4 in	0.3-0.8 in	3.5-5.5 mils	3-5 mils	8-15 mils	20-100 Ω	0.3-0.8in	
			I		1	I	1
Page 20	Page 20 Agilent Technologies						





Page 49 of 133





Page 50 of 133





Page 51 of 133





Page 52 of 133





Page 53 of 133









Us	e SPICE Model
>	Good accuracy
>	Models are derived from transistor-level netlist and layout
>	Relatively long simulation time and sometimes convergence problems
>	Intellectual property protection concerns
Us	e IBIS Model
*	Models are derived from measurements and/or full SPICE model simulations
>	Fast simulation run time
>	Difficult in Modeling complex transceiver buffers, as with Pre-emphasis and Equalizer processing
Us Us	e Macro Model based on IBIS model
>	Fast simulation run time
>	Good accuracy
>	Complex process in Modeling
>	Complex process in Modeling
ZTE中兴	Behavioral Model Application in HSS Simulation



AMI Tx/Rx Model exa	ample			
("hss6_cu08.dml"				
(IbisIOCell				
(ideal_50term_pulldown				
(MacroModel				
(MacroType TDiffIO)				
(NumberOfTerminals 8)				
(SubCircuits "				
AMI Tx Model	AMI Rx Model			
(hss6_cu08_tx_ffe	(hss6_cu08_rx_dfe			
(ami	(ami			
(ibmhsstx_104_win	(ibmhssrx_115_win			
(path "D:\\put_in_full_path_to\\dll_lib")	(path "D:\\put_in_full_path_to\\dll_lib")			
(ibis 1)	(ibis 1)			
(nffe 4)	(ndfe 5)			
(rffe 1)	(dfelimit			
(qffe 6)	(0.5 0.25 0.125 0.125 0.125))			
(lffe	(dfe (0 0 0 0 0))			
(0.25 1.0 0.5 0.25))))	(rotlin ". <i>.</i> ///include_files/pr_ideal.dat")))			
7TF 中兴 Behavioral Mc	odel Application in HSS Simulation			

















Core name	HSPICE Model	AMI Model		
		Cadence toolkit	Sisoft toolkit	
3Gbps Wirebond	Available	Unvailable	Unvailable	
ARM PCI-E	Available	Unvailable	Unvailable	
ARM SATA	Available	Unvailable	Unvailable	
4Gbps standards	Available	Unvailable	Unvailable	
PCI-E Gen2	Available	Unvailable	Unvailable	
6Gbps Wirebond	Available	Unvailable	Unvailable	
6Gbps	Unvailable	Available	Unvailable	
11Gbps	Unvailable	Available	Unvailable	
For the evaluating of the 6Gps+ data rate design, the SerDes vendor can't support the TX&RX spice model, the behavioral-level model may be provided, including AMI, Verilog-AMS model, etc But the model source isn't enough now. And expect HSS core vendor put				











Cor	Comparison of Simulations				
	Analysis Method	Advantages	Disadvantages		
	Traditional IBIS	Fast	Not accurate		
	Transistor Level	Potentially Accurate Handles Non-Linear	Very Slow No Rx Eq IP Liability Not interoperable		
	Fast Convolution	Very Fast Handles EQ Includes Bit Patterns	Not Silicon Specific LTI Assumption		
	Statistical	Very Fast Handles EQ	Not Silicon Specific No Bit Patterns LTI Assumption		
	IBIS-AMI	Fast Handles Vendor EQ Includes Bit Patterns Not LTI limited	Implementations vary		
© 2009 ANSYS, Inc.	All rights reserved.	4	ANSYS, Inc.	Proprietary	



























Transmitter	ANSYS
Tx EQ	
Pint TX Pin2 Pint TX Pin2 1 Pin3 IC Pin4 Pin3 PKG Pin4	AMI source controls data rate, risetime, bit pattern and AMI parameters.
	Source may point to different . AMI files and DLL libraries
TX .AMI File	
(path G:\Projects\AMI_Design_Kit\dll_lib) Full path to libraries (ibis 1) Specifies IBIS-compliant (nffe_subst_nffe) Number of FFE Taps: 1 for	output levels and FFE
(offe_subst_offe) Sets FFE design algorithm (qffe_subst_qffe) Number of unsigned bits f (rffe 1) Sets resolution of FFE ta (lffe 0.25 1.0 0.5 _subst_lffe _subst_lffe _subst_lffe _subst_lffe subst_lffe _subst_lffe for sav (dratepos 2) Select simulation steps p (vt 1.5) Set VIT for use in VIT de (txlev 600) Maximum peak level from Ta	Design Kit includes a .AMI file that has been parameterized tex per _subst_placeholders in the text file
Vendor-specific syntax, official IBIS-AMI syntax has additional required content	IC and PKG files are selected based on the Driver type and Corner
© 2009 ANSYS, Inc. All rights reserved. 18	ANSYS, Inc. Proprietary
Channel	ANSYS
--	--
	This block is modified by the user to represent his/her channel Channel may be replaced by any user defined s-parameters Multiple touchstone files may be swept. Channel may also contain other spice circuitry or other
© 2009 ANSYS, Inc. All rights reserved. 19	include files for the transient analysis

Receiver	ANSYS
RX EQ & CDR	AMI probe controls AMI parameters. Source may point to different .AMI files and DLL libraries Very similar to AMI Source but
(path G:\Projects\AMI_Design_Kit\dll_lib) Fath to DLL Folder (lbis 1) Specifies IBIS-Compliant AFI (agomax_subst_agomax) Max gain of Rx Variable Gain Amplifier : (agomin_subst_agomin) VGA min gain of Rx VGA from 0.1 to 1.0 (agotan_subst_agogain) Differential target amplitude level (V) (agotan_subst_agogain) linear gain of Rx VGA:The gain range is (am.015) minimum latch overdrive (V) (dfelang 3) DFE Algorithim:0 = adapt averaged dfe to (ndfe subst_dfelimit) DFE colficient limits: 0 = Don't constri	generally contains more parameters fr Receiver controls DFE and CDR settings
(cdrsteps 32) CDR steps per UI:27 and 32 are the valid (cdr 0) (cdr 0) CDR algorithm: 0 = cdrwer[1] cdrclock[8] (cdrclock 8) (cdrver 4) Select CDR version: 0-255 are valid set (cdrsteps 2) (cdrver 5) Select Simulation steps per phase rotatic (lockwait _subst_lockwait) Number of bits to wait before applying 1 (rotin GiVerojects\AMI_Design Kit\include\pr wc_6q4.dat) rotator lin (dfeadaptoff 0) Turns off DFE)	 In the second sec
© 2009 ANSYS, Inc. All rights reserved. 20	ANSYS, Inc. Proprietary

































































	_				∧ SIGRITY
Baland .	S-Parar	neter	Usage E	Example	9
	Using S-Parameter in bo	th Touch	Stone and BI	NP formats in	n HSPICE
	.model Smodel_nam	e S TSTO	NEfile=file o	r BNPfile=fil	е
	TS file: xyz.snp BNP file: >	kyz.bnp			
	BNP file is much smaller	than TS fi	le, but yields	s higher simu	lation
_	accuracy and converg	gence			
	Test Case	Freq #	Touchstone File	Touchstone File Zipped	BNP File
	psi_pkg_wb_pre-layout.spd (example folder)	646	1,388 KB	406 KB	24 KB
	mixed_extraction.spd (advanced training)	886	10,211 KB	2,771 KB	62 KB
	mixed_extraction.spd (all nets enabled)	886	311,105 KB	116,306 KB	1,920 KB
					22













































6 Pin (Number o	I 2 Po of ind	ort) 2 by 3 ex-pairs p	Conner inte	ector, ger-lab	el
[Matrix Format]	Uppe	er or Lower		ull	
integer-labels	1: to 7:	1: to 12:	1: to 7:	1: to 12:	
1:	12	12	12	12	
2:	8	8	16	16	
3:	4	4	8	8	
4:	6	6	12	12	
5:	8	8	16	16	
6:	4	4	8	8	
7:	6	6	12	12	
8:		8		16	
9:		4		8	
10:		6		12	
11:		8		16	
12:		4		8	
		[Sparse Matrix	Mapping]		
index-pairs	48	78	84	144	
(omitted)	30	0	60	0	
. ,		[Network	Data]		
data-pairs	7	12	7	12 🔜	
(available)	78	78	144	144 🔼	
Page 19	© 200	09 Teraspeed Consulting Gro	oup LLC	co	TERASPEED ONSULTING GROUP

40 Pill (rt) Z DY A		nector
[Matrix Format]	Upper of	or Lower	Fu	ıll
integer-labels	1: to 7:	1: to 12:	1: to 7:	1: to 12:
1:	80	80	80	80
2:	76	76	152	152
3:	72	72	144	144
4:	40	40	80	80
5:	76	76	152	152
6:	72	72	144	144
7:	40	40	80	80
8:		76		152
9:		72		144
10:		40		80
11:		76		152
12:		72		144
		[Sparse Matrix	(Mapping]	
index-pairs	456	792	832	1504
(omitted)	2784	2448	5568	4896
. ,		[Network	Data]	
data-pairs	7	12	7	12
(available)	3240	3240	6400	6400

Matrix Format]	Upper	or Lower	Fu	ıll
integer-labels	1: to 7:	1: to 12:	1: to 7:	1: to 12:
1:	400	400	400	400
2:	396	396	792	792
3:	392	392	784	784
4:	200	200	400	400
5:	396	396	792	792
6:	392	392	784	784
7:	200	200	400	400
8:		396		792
9:		392		784
10:		200		400
11:		396		792
12:		392		784
		[Sparse Matrix	<pre>Mapping]</pre>	
index-pairs	2376	4152	4352	7904
(omitted)	77824	76048	155648	152096
		[Network	Data]	
data-pairs	7	12	7	12
(available)	80200	80200	160000	160000~






















Window	Step Response $f_s(t)$	10-90 Edge Rate	Max Overshoot
Rectangular	$\frac{1}{2} + \frac{\mathrm{Si}(2\pi bt)}{\pi}$	0.45 b	8.95%
Welch	$\frac{1}{2} + \frac{\cos(2\pi bt)}{2\pi^2 bt} - \frac{\sin(2\pi bt)}{4\pi^3 b^2 t^2} + \frac{\sin(2\pi bt)}{\pi}$	<u>0.70</u> b	2.70%
Hanning	$\frac{2\pi + 2\operatorname{Si}(2\pi bt) - \operatorname{Si}(\pi - 2\pi bt) + \operatorname{Si}(\pi + 2\pi bt)}{4\pi}$	<u>0.97</u> b	0.64%
Blackman	-	<u>1.19</u> b	0.02%



Finite edge response of Rectangular "window"



• If increase br , f(0) will closer to 0

Table 2. Finite edge response for rectangular windows for continuous time

Bandwidth*Risetime (br)	Edge Response at t = 0	Max Overshoot
0.5	0.113	5.34%
0.75	0.056	2.41%
1	0.049	1.19%
2	0.025	0.72%
3	0.017	0.51%
5	0.010	0.32%
10	0.005	0.17%
	L	
2009 ANSYS, Inc. All rights reserved.	11	ANSYS, Inc. Propriet







Page 111 of 133













































2	
Observations	
 Pin section and pin mapping sections in IBIS model are use connect packages to PCBs, and IBIS EBD pins are used to DIMM modules to PCBthese enable all EDA tools to do sy simulation in the past decade 	d to connect ystem level
Pit folder 10/7 / 85345-1. C x 10:356-1.8 C separate: Autom Auto OC Care, Pres Care, System Mode - Party, South Autom Auto OC Care, Pres Care, System Mode - Party, South Autom Auto, South Auto, South Auto, South Autom Auto, South A	
 IBIS does not provide die (chip) side connectivity and die sid IBIS provides physical pin information, but not physical pin t node mapping for model abstraction IBIS provides connectivity for I/O, but not much information signal return paths – the power/ground network 	de model to circuit on the











	A Typical Model Connecti (Sigrity MCP)	on Protocol
*	[MCP Begin]	
*	[MCP Ver] 1.1	
*	[Structure Type] {DIE PKG PCB }	
*	[MCP Source] source text	
*	[Coordinate Unit] <i>unit</i>	
*	[Connection] connectionName partName no	umberPhysicalPins
*	[Connection Type] {DIE PKG PCB}	
*	[Power Nets]	
*	pinName modelNodeName netName x	У
*	· · · ·	
*	pinName modelNodeName netName x	Y
*	[Ground Nets]	
*	pinName modelNodeName netName x	У
*	·	
*	pinName modelNodeName netName x	Y
*	[Signal Nets]	
*	pinName modelNodeName netName x	Y
*	·····	
*	priname modernodename netName x	Y
~	[MCP FUG]	









Moo	del Extraction Setup
	1
die-side setup for pi	in-level model extraction
Simulation Setup -> Simulation Type	×
O Net-Based O Pin Based	Laver Circuit Name Port Reference
Electrical Performance Assessment	Sgrafp44 BGA1 VSS
Signal Net Impedance and Coupling Orever (Scenet Net Loop Industry)	C Use Reference Element Element (Do. (0), (0)
O Power/Ground Per Pin Resistance and Inductance	Pro Groups: 1 1 1
From die side O From board-side	
OK Cancel	
board-side setup for	r net-based model extraction
 equivalent to pin-lev 	el model extraction with 1-by-1 grid-based pin grouping
Simulation Setup -> Simulation Type	,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
Model Extraction	Port Reference
O Net-Based ⊙ Pin Based	Laver Circuit Name Reference Net: O Use Reference Net
Electrical Performance Assessment O Signal Net Impedance and Coupling	Egysteledet BGA1 VSS Use Reference Node
O Power/Ground Net Loop Inductance	O Use Reference Element ID: (0, 0)
Power/Ground Per Pin Resistance and Inductance Prom de-side Prom baard-side	Pin Groups: 1 X 1 ~O
OK Cancel	

















