

De-emphasis Buffer Modeling Issues with IBIS

Nanditha Rao Intel Corporation

nanditha.p.rao@intel.com

Asian IBIS Summit Tokyo, Japan November 14, 2008

Legal Disclaimer

INFORMATION IN THIS DOCUMENT IS PROVIDED IN CONNECTION WITH INTEL® PRODUCTS. NO LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE, TO ANY INTELLECTUAL PROPERTY RIGHTS IS GRANTED BY THIS DOCUMENT. EXCEPT AS PROVIDED IN INTEL'S TERMS AND CONDITIONS OF SALE FOR SUCH PRODUCTS, INTEL ASSUMES NO LIABILITY WHATSOEVER, AND INTEL DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY, RELATING TO SALE AND/OR USE OF INTEL PRODUCTS INCLUDING LIABILITY OR WARRANTIES RELATING TO FITNESS FOR A PARTICULAR PURPOSE, MERCHANTABILITY, OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

UNLESS OTHERWISE AGREED IN WRITING BY INTEL, THE INTEL PRODUCTS ARE NOT DESIGNED NOR INTENDED FOR ANY APPLICATION IN WHICH THE FAILURE OF THE INTEL PRODUCT COULD CREATE A SITUATION WHERE PERSONAL INJURY OR DEATH MAY OCCUR.

Intel may make changes to specifications and product descriptions at any time, without notice. Designers must not rely on the absence or characteristics of any features or instructions marked "reserved" or "undefined." Intel reserves these for future definition and shall have no responsibility whatsoever for conflicts or incompatibilities arising from future changes to them. The information here is subject to change without notice. Do not finalize a design with this information.

The products described in this document may contain design defects or errors known as errata which may cause the product to deviate from published specifications. Current characterized errata are available on request.

Intel, and the Intel logo are trademarks of Intel Corporation in the U.S. and other countries.

*Other names and brands may be claimed as the property of others.

Copyright © 2008, Intel Corporation. All rights reserved.




Agenda

- Brief background
 - Differential buffer with de-emphasis
 - De-emphasis implementation in IBIS
- Different de-emphasis implementation
 - A different de-emphasis approach
 - Boost stimulus derivation
 - Example boost stimulus in SPICE
- Modeling the "new" boost
 - Issues with defining the boost
 - Single-ended or differential?
 - Verilog* AMS approach
- Comments and future work



Differential Buffer

•PCI Express* differential buffer example




Note: NBIAS and PBIAS are set to get 10mA from the driver



Differential Buffer with De-emphasis


- Adding a second buffer (de-emphasis/boost)- WIRED-OR
- Boost adds to the main during full-swing (101010) operation





Differential Buffer with De-emphasis


During de-emphasized operation (continuous ones/zeroes), opposite legs of the buffer are switched on (one of the methodologies)






De-emphasis Implementation in IBIS

- Two differential buffers- main and boost are WIRED-OR
- Terminations and parasitics shouldn't be duplicated
- Boost is driven by a stimulus derived from the main pattern depending on the de-emphasis logic
- C_comp is split between main and boost in the ratio of number of driver slices (one of the ways)




De-emphasis - Different Approach

During de-emphasized operation, the boost buffer is completely <u>shut off</u>.
Load sees only main





Boost Stimulus... Some Derivations



Inp(t-1)	Inp(t)	Boost_NDP	Boost_PDP	
0	0	0	1	
0	1	1	1	l
1	0	0	0	
1	1	0	1	

Boost_NDP= Inp(t-1) . Inp(t)

Boost_PDP= Inp(t-1) . Inp(t)

Boost_PDP= Boost_PDP

Boost_NDN= Inn(t-1) . Inn(t)

Similar logic applies for ndn and pdn, except that they will follow Inn

Boost_PDN= Inn(t-1) . Inn(t)

Boost_PDN= Boost_PDN



Example Boost Stimulus in SPICE

Rxxx Boost_NDP 0 1E6 *** OUTPUT LOAD

Gswitch2 bpbar inpbar VCR PWL(1) inpbar 0 0v,1e-6 vcc,10m Gswitch3 bpbar inpdelay1 VCR PWL(1) inpdelay1 0 0v,1e-6 vcc,10m


E_boostp Boost_PDP 0 vol='inV-V(bpbar)' **Inversion

Rxxx1 Boost_PDP 0 1E6 *** OUTPUT LOAD

Similarly for NDN and PDN




The 'Working' Stimulus





Modeling the 'New' Boost


• Approach 1: Define 2 B-elements for main and 1 B-element for each of pdn, pdp,ndp and ndn (modeled as differential buffer)






Modeling the 'New' Boost

 Approach 2: Define either pdp and pdn <u>or</u> ndp and ndn (modeled as differential buffer)



A Further Issue



However, single ended signals are incorrect as we ignored ndn and ndp

Transistor

IBIS

6-dB De-emphasis


•Half the driver is switched off during switch from transition to nontransition ==>Odd behavior in transistor

•Table-based IBIS cannot mimic this behavior



Earlier De-emp Approach

Current reverses through boost buffer during de-emphasis




Miscorrelation was not observed with the previous de-emp methodology

Fairly good C_comp distribution



Modeling the 'New' Boost


- Approach 3:
 - Model boost as single-ended buffer instead of differential
 - Define 4 B-elements- with pdp, pdn, ndp and ndn stimulus





Verilog* AMS Model

- Approach 4:
 - Create equation based Verilog*-AMS model for the differential buffer
 - Shows good correlation





Comments and Future Work

- Different de-emphasis implementations will need different boost stimulus logic
- Correlation issues observed while modeling the new deemphasis buffer using table-based ibis
 - Manual fine tuning could fix this, but tedious and not the best approach
- Verilog* AMS approach provides good correlation
- Alternatives for investigation:
 - Driver schedule
 - AMS approach



