Behavioral Model Solution for Driver's Overclocking Simulation

Wael Dghais E-mail: waeldghais@ua.pt

European IBIS Summit Paris, France May 15, 2013.





PRESENTATION OUTLINE

- **1. IBIS BUFFER MODEL STRUCTURE**
- 2. WHY IBIS IS NOT SUITED FOR OVERCLOCKING
- 3. BEHAVIORAL MODELING SOLUTION ACCOUNTING OVERCLOCKING
- 4. MODEL EXTRACTION: INPUT/OUTPUT STAGE
- 5. MODEL VALIDATION : OVERCLOCKING CONDITION
- 6. CONCLUSIONS

BIS BUFFER MODEL STRUC VDD *і*н(*t*) I-V LUT н $w_H(t)$ Threshold PAD $i_2(t)$ and Enable Controlling Output I-VL $w_L(t)$ Logic $v_2(t)$ port LUT_L $i_L(t)$ **Predriver Stage** Driver Last Stage

Basic elements of the digital IBIS output buffer behavioral model.

Global Model Structure:
$$i_2(t) = w_L^n(t) \cdot i_L(v_2(t), d/dt)$$

+ $w_H^n(t) \cdot i_H(v_2(t), d/dt)$; $n = u, d$

- * $i_H(.)$ and $i_L(.)$ are local nonlinear dynamic functions describing the driver's last stage output impedance.
- * w_{H}^{n} and w_{L}^{n} are step input describing functions (StDFs) capturing the behavior of the predriver device stage.

<u>Objective:</u> Develop an effective large-signal behavioral model valid for transient simulation under overclocking conditions. 3

WHY IBIS is NOT SUITED FOR OVERCLOCKING

•The StDFs capture the predriver nonlinear dynamics and the static nonlinear driver's last stage.

•The inputs to the IBIS model are based on the concatenation of the StDFs. Therefore, it can be hard to line up properly these functions.

 \Rightarrow Generates discontinuities and delays (i.e. the gate voltage does not reach steady state due to the overclocking).

•The StDFs should be concatenated insuring no discontinuity following the excitation parameters.

PREDRIVER CIRCUIT UNDER STEP INPUT EXCITATION

V2 (t) (V)

From observation : the output waveforms of intrinsic driver's circuit under step input has monotonic evolution.

There are two physical interpretations that could be attributed to this behavior :

1- A nonlinear static behavior due to nonlinear characteristics of the predriver and driver's last stage.

2- The predriver stage dynamics: the driver doesn't respond immediately to the step input level change.

Time (s)

BEHAVIORAL MODELING SOLUTION ACCOUNTING OVERCLOCKING



For complete details about the implementation please refer to : W. Dghais, T. R. Cunha, and J. C. Pedro "A Novel Two-Port Behavioral Model for I/O Buffer Overclocking Simulation" *IEEE Trans. on Components, Packaging and Manufacturing Technology*, in press.

MODEL EXTRACTION: OUTPUT STAGE

1- The $i_j(v_{gs}, v_2 = v_{sat})$ nonlinear static characteristics are identified via a DC sweep at the input port and keeping the output voltage port ones connected at 0V and the other to V_{dd} . 2- These nonlinear functions are normalized :

$$T_j(v_{gs}, v_2 = v_{sat}) = i_j(v_{gs}, v_2 = v_{sat})/i_2(v_{gs} = 0V, v_2 = v_{sat})$$

3-The nonlinear static functions are stored as look-up-tables (LUTs).



MODEL EXTRACTION: INPUT STAGE

First-order plus dead time model formulation is used to model the predriver dynamics .

$$U(s) \longrightarrow e^{-\tau_d s} \longrightarrow G(s) \longrightarrow Y(s) = e^{-\tau_d s} G(s) U(s)$$
$$H(s) = \frac{K_0 e^{-\sigma s}}{1 + \tau * s}$$

 K_0 is the dc voltage gain. The σ is dead time between the step excitation and the response. The low pass filter time constant is τ .

Extraction Methodologies of filter parameters (τ, σ) :

1. Statistical Approach : Least Squares Estimation

2. Curve Methods :quick and easy (i.e. based on engineering heuristics)

VALIDATION (1): NO OVERCLOCKING

Bit pattern "01101000", Tr=Tf =1ns, Data Rate =270 Mbps



VALIDATION (2): NO OVERCLOCKING

Bit pattern " 01101000", Tr=Tf =0.3/0.1/0.05ns, Data Rate=270 Mbps



10

VALIDATION (3): UNDER OVERCLOCKING

Bit pattern "1001101010101001", Tr=Tf =0.5ns, Data Rate=700 Mbps



Simulator warning : A falling IBIS trigger happens in the middle of a rising transition. A rising IBIS trigger happens in the middle of a rising transition

CONCLUSIONS

• A novel circuit identification and implementation for Digital I/O Buffer Simulations is presented.

•The new model identifies the nonlinear dynamic circuit functions that map between the digital input signal and StDFs.

•The new model structure and implementation overcome and accuracy limitations that of the IBIS and other published approaches in nominal and overclocking operation conditions.

•The new model accuracy is better than IBIS model in both operating conditions.

•The new model does not introduce a significant CPU and memory resource consumption and maintains good simulation performance and convergence.

Thank You for your Attention Questions?