IC MACROMODELS FROM ON-THE-FLY TRANSIENT RESPONSES

F.G.Canavero, I.A.Maio, I.S.Stievano

Dipartimento di Elettronica, Politecnico di Torino, Italy


http://www.emc.polito.it/





Review of IC model generation (i)

e.g., IC output buffer (single-ended)



In any approach, 2-piece model representation

 $i(t) = w_{H}(t) i_{H}(v,d/dt) + w_{L}(t)i_{L}(v,d/t)$

 $i_{H,L}$: submodels accounting for buffer behavior @ fixed logic H and L state $w_{H,L}$: weighting signals for state switchings

→ suitable modifications for handling power/ground pins and different device technologies



POLITECNICO DI TORINO

Review of IC model generation (ii)

Classification


$$\mathbf{i}(t) = \mathbf{w}_{H}(t) \mathbf{i}_{H}(\mathbf{v}, \mathbf{d}/\mathbf{d}t) + \mathbf{w}_{L}(t) \mathbf{i}_{L}(\mathbf{v}, \mathbf{d}/\mathbf{d}t)$$


Equivalent circuits

 \rightarrow Input Output Buffer Information Specification, **IBIS**

Nonlinear parametric relations

- \rightarrow Macromodeling via Parametric Identification of Logic Gates, **Mmlog**
 - parametric relations approximate any nonlinear dynamic system
 - theory/tools from system identification
 - improved accuracy for recent devices
 - IBIS compliant (ver. 4.1)





i(k) = F(i(k-1),...,v(k), v(k-1),...)






Mπlog modeling process (i)

Parameter values obtained from suitable responses recorded @ device ports by matching reference and model responses

 $i(t) = w_H(t) i_H(v,d/dt) + w_L(t) i_L(v,d/dt)$


for i_{H,L}: transient responses to
suitable voltage stimuli @ fixed state
+ standard algorithms



for w_{H,L}: transient responses while the port is connected to reference loads and performs state transitions (e.g, 50 Ω resistor)
+ linear inversion of model equation



Mπlog modeling process (ii)




[1] M.T.Hagan et Al. "Training feedforward networks with the marquardt algorithm", IEEE Trans. on NNs, Nov. 1994.

POLITECNICO DI TORINO

: emc group

Mπlog modeling process (iii)




 $w_{\rm H,L}$ obtained by linear inversion of model equation

 $i(t) = w_{H}(t) i_{H}(v,d/dt) + w_{L}(t) i_{L}(v,d/dt)$

by using 1,2,... set of responses (solution of a standard LS problem)



Mπlog modeling process (iv)




 \rightarrow **CRITICAL** for model generation of complex ICs

How to obtain waveforms useful for model estimation from device **operating in normal condition**?



M π log models from measurements "on-the-fly" (i)

✤ Typical structure




 \rightarrow v(t) and i(t) have pieces of information on both state transitions and device behavior @ fixed state (limited region explored)





Mπlog models from measurements "on-the-fly" (ii)



Simplest (passive) **perturbing element**: stub (time delay > 1/3÷1 bit time)

 \rightarrow v(t) and i(t) explore a **more wide region** of the solution space

→ waveforms for **both estimation of submodels and of weighting signals**






Mπlog modeling process "on-the-fly" (i)

Estimation of submodels i_{H,L}


 $i(t) = w_{H}(t) \frac{i_{H}(v,d/dt)}{i_{H}(v,d/dt)} + w_{L}(t) \frac{i_{L}(v,d/dt)}{i_{L}(v,d/dt)}$




Mπlog modeling process "on-the-fly" (ii)

Computation of weighting signals $w_{H,L}$

 $i(t) = \frac{w_{H}(t)}{w_{H}(t)}i_{H}(v,d/dt) + \frac{w_{L}(t)}{w_{L}(t)}i_{L}(v,d/dt)$




Summary of Mπlog model generation



Modeling example

Modeled device



8-bit bus transceiver, SN74ALVCH16973, VDD=1.8V, bit time: 6ns

Model 1: estimation using noiseless signals

 \rightarrow responses from SPICE simulation

Model 2: estimation in a noisy environment


→ responses from SPICE simulation + superimposed noise feasibility for estimation from measured data

eme araua


($i_{H,L}$ are sums of 2÷5 sigmoidal \uparrow functions, dynamic order 2)



Model 1 validation



Model 2 validation



POLITECNICO DI TORINO

Conclusions

Mπlog model generation from measurements carried out "on-the-fly"

- allows the modeling of complex ICs from transient responses recorded during normal IC activity
- does not need any control of IC logic state
- minimizes experimental cost (no dedicated test fixtures)
- enables accurate estimation of device static characteristics from transient measurements

