

IBIS Models: the first step towards High Speed Design Kits

Stephane Rousseau

Customer Marketing Manager


System Design Division

**Mentor
Graphics®**

A Little History ...


In the Beginning ...

1980s




Then, speeds increased ...

1990





Then IBIS came to the rescue ...

1993



Then came High Speed Serial I/O ... 2002





IBIS 4.1 with SPICE

■ IBIS

- Simple to use
- Fast
- Unencrypted
- Standard

■ SPICE

- Complex
- Slow
- Encrypted
- Proprietary

■ IBIS 4.1/SPICE

- Simple 
- Slow
- Encrypted
- Partially Proprietary


Better Mousetraps


IEEE-1076.1 Analog Modeling Language

```
library IEEE;
use IEEE.electrical_systems.all;
use IEEE.std_logic_1164.all;

entity sgx_hssi_tx_icx_slow is
  generic (ui_real : real := 320.0e-12);
  type time, internally)
  port (terminal a_drive, a_signal_pos,
        a_signal_neg, pre_emphas2,
        pre_emphas1, pre_emphas0,
        drive_sel2, drive_sel1, drive_sel0,
        termsel1, termsel0 : electrical);
end entity sgx_hssi_tx_icx_slow;
```

- Solves speed problem
- Shields user from SPICE complexity
- Double IP security
- Industry Standard, Non Proprietary





IBIS 4.1 with IEEE 1076.1 AMS


■ IBIS

- Simple to use
- Fast
- Unencrypted
- Standard

■ HSPICE

- Complex
- Slow
- Encrypted
- Proprietary

■ IBIS 4.1/SPICE

- Simple 
- Slow
- Encrypted
- Proprietary

■ IBIS 4.1/IEEE1076.1

- Simple 
- Fast 
- Unencrypted 
- Standard 

IBIS 4.1 Standard

```
[Pin]
1 dcp NC
2 dcm NC
3 bpn NC
4 bpp NC
*****
[Diff Pin]
1 2
4 3
[Series Pin Mapping]
2 3 R_1G_ohm
[external circuit] component
language Spice
corner typ comp.sp comp
ports inp inm outp outm
[end external circuit]
```

comp.sp

```
*
.subckt comp
+ inp inm outp outm
*S-parameter model
*RLC SPICE model,
*Transistor model,
*VHDL-AMS Model
.ends
```

**Traditional
IBIS
Model**

SI

Analysis

**SPICE or
Behavioral
Model**

Multi-Lingual

IBIS

Wrapper

SI

Analysis

**SPICE
VHDL-AMS**

What Next ?

- **Some more modeling enhancements**
- **High Speed Design Kits**

Symbols

Constraints

Reference Designs

Reuse Blocks



Kit Items


Constraints

Footprints

Reference Designs

**Drop-in Core
Layout**





Custom Menus

Kit Items

**Circuit
Description**

**IBIS
Multi-Lingual
Wrappers**

**SI
Analysis**

S-Param Models

RLGC Models


Behavioral Models

Transistor Models

IBIS Table Models

**SI Analysis
Results**


Eye Masks



Kit Items

■ Routing Rules

- All signals within a given “Q” FPGA’s (U110 and U148) to deviation is +/- 0.050 inches
- Keep the distance from the p less than 750 mils.
- Keep the distance from the p



HSSI Configuration...

Temperature °C

Pre-Emphasis Duration ps

Pre-Emphasis Level

Driver Termination Ohms

Vod (p-p) Volts


Receiver Equalization Level

Receiver Termination Ohms

☐ AC coupled nets

☐ Use FPGA Design Settings

OK Cancel



Pulse Train Generator 2.3.1

File PRBS Fibre Channel

Pattern Name Initial Delay ns

Pulse Train Type


☐ User Defined Bit Pattern Bit Duration ns

☒ Random Number of Bits Bit Duration ns

☐ Clock Period ns Duty Cycle %

Jitter Options


☐ Jitter Peak-to-Peak Value ps



< ZOOM >

OK Cancel

Tour de Kit



HSSI Kit

Examples and doc

IBIS 4.1 wrappers

Custom menu

User Design Area

Models

Footprints

Symbols


Complex Example

Files to control the
HSSI Config

Custom
Stimulus

Simple Example

Design Kits Development




Design Kits – Benefits to Customers

- Be up and running faster
- Have access to more than just Models, maximize efficiency and productivity
- Saves significant time
- Saves valuable resources
- Saves cost



Design Kits – Benefits to IC/FPGA Vendors

- Facilitates adoption of vendor silicon
- Better service to their customers



Design Kits – Benefits to EDA vendors

- Facilitates adoption of tools
- Maximize tool usage
- Better service to their customers



IBIS Committee/Forum

- Should maybe be another place to drive High Speed Design Kits requirements and make proposal for a common format/content?

Mentor Graphics®

www.mentor.com