





#### March 2002

## **Buffer impedance modeling**

### Luca Giacotto

Ph.D. student luca.giacotto@transport.alstom.com

Laboratoire IMEP Ecole Doctorale EEATS Grenoble - France Alstom Transport LES - Villeurbanne France







- Starting point why
- Time Domain : Capacitance vs. Voltage
- Frequency Domain : *Capacitance & Impedance*
- NL impedance model
- Modified IBIS model
- Future work





Mr. Muranyi's presentation in June 2001

(available on the IBIS website)

• Digital interconnects may be efficiently analyzed in *Frequency Domain*.

• Accurate analysis needs an accurate frequency model for drivers and receivers.









 $Z_{buffer,pad}$  is a shunt RC circuit, with « R » accounting for the whole non-linearity





# Time Domain

## Buffer capacitance (C<sub>buff</sub>) VS. applied voltage (bias)















N.B. : this transistor model is the same used to extract the data for the IBIS model in the previous slide. These two models are the ones used throughout the presentation.

08/03/02 - 8





• The IBIS output buffer shows a constant capacitance value vs. the applied voltage. This behaviour is consistent with the definition of the model.

• The transistor-level output buffer shows a capacitance that is strongly dependent on the applied voltage.





# Frequency Domain





To have a better insight into the buffer impedance, let's look at it in the frequency domain.

As drivers and receivers are <u>non-linear</u>, only *small-signal frequency analysis* is possible.

i.e., the buffer model is <u>linearized</u> around the bias-level.





The output admittance of the IBIS model is :

$$Y_{out}(V, w) = G(V) + jwC_{out}$$

$$V-tables C_{comp}$$

ergo: 
$$C_{out} = \frac{\operatorname{Im}\{Y_{out}\}}{W}$$



### C<sub>out</sub>(f) - transistor model





08/03/02 - 13

 $Z_{buffer}$  in dB - comparative







The correlation between the impedances showed by the IBIS model and the transistor model gets poorer above 100 MHz.

This may become relevant in high-speed designs.





Substituting

«  $C_{comp}$  »

## in the IBIS model









### Playing with C1, R1 & C2...









Modifying an in-house IBIS simulator...





## Spice implementation



<pre>.subckt NonLinear_Cap 1 2 Ecopy 3 0 2 1 1.0 Vsense 0 6 0v Cref 3 6 1e-06 Gout 1 2 VALUE = {I(Vsense)*1e **[Volt],[Farad]** + 0 , 1.1pF,</pre>	e06*TABLE(V(3),
<pre>+ 1 , 1.1pF, + 2 , 1.2pF, + 3 , 1.3pF, + 3.3, 1.35pF, + 4 , 1.5pF, + 5 , 2pF + )} .ends NonLinear_Cap</pre>	<pre>.subckt NonLinear_Res 1 2 Gout 1 2 VALUE = {V(1,2)/TABLE(V(1,2), **[Volt],[Ohm]** + 0 , 200, + 1 , 180, + 2 , 180, + 3 , 250,</pre>
NL-resistance	+ 4 , 300, + 5 , 350, + 6 , 400 + )} .ends NonLinear_Res







A good agreement with the transistor model is achieved

08/03/02 - 21





verify on other buffers and technologies (BJT,...)
 the 'agreement' with this topology

• quantify the impact in time domain

