

Speaker notes is present in this foils.



Here is our agenda for today's presentation, We will introduce the preemphasis buffer behavior & what are the problems we face while modeling.

Then the work around for these problems followed by two techniques of modeling.



This slide shows 2 pulses of a pre-emphasis buffer.

As we can see that the waveform goes to the High-High level then after one clock period it goes to its final HIGH STATE at Medium-High level.

The pulse width/period are totally controlled by the input pulse, The clock only controls the period of the High-High & Low-Low levels.



As usual there are some problems ??

-First, Notice the first rising edge has faulty DC level to begin from.

So, if we make normal DC sweep to get the pull up/down curves most probably we will get wrong DC curves.

- Second, the Clock must be there in all simulations for proper operation of this kind of buffers. But, After one clock period the buffer will switch from High-High to Medium-High level. So, which DC will we get!!?



There is no other way to extract the DC curves unless the clock will be operating. So, what is the DC solution ... it is the steady state one.

Then we can make the buffer operates normally (input pulse and normal clock signal) with our settings to have a very wide pulse width to assure steady state conditions. At the same moment we have a voltage source at the output PAD sweeping from –VDD to 2*VDD by stair case shape. Every stair will be at 0.1V apart from the previous one. With a long period between transition to reach steady state.



Okay Now we can control the clock pulse width together with the input pulse to get the right DC curves we wants.

For the modeling technique(1) we will take Medium-High & Medium-Low levels to be our Pull up & pull down respectively.

The rising wave form in the IBIS file will be the yellow on and the falling waveform will be the green one to suit the DC currents extracted before.



This is the validation (SPICE versus IBIS) using modeling technique (1).



Modeling technique (1) has two limitations:

-As the wave form will go first to High-High level then to the Medium-High level so, in some EDA tools these waveforms might be considered nonmonotonic.

- Some pre-emphasis buffers has clock frequency range so, it stays at the High-High level for one clock period then goes down to Medium-High level. By applying this technique we will have waveforms in the IBIS file represents only single frequency.



Here we came up with the modeling technique (2) by using driver schedule.

We will split the pre-emphasis into four buffers (depending on the number of dc levels in its waveform) each will represent one DC level.

Driver 1: has only pull up curve (pull down current is zero-open source-) to represents High-High level.

Driver 2: has only pull up curve (pull down current is zero-open source-) to represents Medium-High level.

Driver 3: has only pull down curve (pull up current is zero-open drain-) to represents Low-Low level.

Driver 4: has only pull down curve (pull up current is zero-open drain-) to represents Medium-Low level.

We switch between these four models in a way that suits the original wave form at whatever clock frequency.







This is the validation by using the previous driver schedule keyword but with IBIS model contains only Ramp data.

You can see that it switches exactly with spice but the wave form has some differences.



Here we made an enhancement by adding rising wave forms into both driver 4 & driver 1 .

It is the same wave form in the spice but splitted at 1.25 (the load is 50 Ohm to 1.25 V Vref).

You can see the validation is getting better in the rising edge region and the falling edge is still the same as we haven't add falling wave form in both driver2 & driver3 yet.



Here we did the same for the falling wave form and our validation is excellent.







