

IBIS Interconnect BIRD Update

Walter Katz

Signal Integrity Software, Inc.

IBIS Summit, DesignCon

Santa Clara, CA

January 22, 2016

Overview

- IBIS Interconnect Task Group
- Models Represent Package and On-Die Interconnect
- This BIRD Defines the Interface Between IBIS Components and the Way IC Vendors Generate Packaging and On-Die Interconnect Today
- On Die, Package, Supply and Signal Interconnect can be Combined or Kept Separate
- Die Package Interface Required When Separate On-Die and Package Interconnect Models
- Similar Approach for Boards and Modules
- Examples

IBIS Interconnect Task Group

- Meets Wednesdays 8AM PDT
 - http://www.eda.org/ibis/interconnect_wip/
 - Major Contributors
 - Cadence Design Systems
 - Intel Corp
 - Keysight Technologies
 - Mentor Graphics
 - Micron Technology
 - Signal Integrity Software
 - Synopsys
 - Teraspeed Labs
- Bradley Brim
Michael Mirmak (Chair)
Radek Biernacki
Arpad Muranyi
Justin Butterfield, Randy Wolff
Walter Katz, Mike LaBonte
Rita Horner
Bob Ross

Models Represent Package and On-Die Interconnect

- Currently IBIS supports lumped coupled RLC models, or lossless uncoupled distributed models.
- New modeling will support broadband, coupled, signal interconnect and power distribution models.

This BIRD Defines the Interface Between IBIS Components and the Way IC Vendors Generate Packaging and On-Die Interconnect Today

- Languages Supported
 - IBIS-ISS
 - This is the subset of HSPICE™ that supports interconnect modeling.
 - IBIS Interconnect SPICE Subcircuit (IBIS-ISS) Specification, Version 1.0, October 7, 2011
http://www.ibis.org/ibis-iss_ver1.0/ibis-iss_ver1_0.pdf
 - Touchstone®
 - http://www.ibis.org/touchstone_ver2.0/

On Die, Package, Supply and Signal Interconnect can be Combined or Kept Separate

- Supports separate on-die and package interconnect models and combined on-die and package interconnect models
- Independent Supply and Signal Interconnect Models
- Coupled Supply and Signal Interconnect Models
- Singled Ended and Differential Interconnect Models

Die-Package Interface Required When Separate On-Die and Package Interconnect Models

- One Die Pad is assumed for I/O Pins
- Multiple Die Pads can be defined for POWER and GND signal names using the new component section [Die Supply Pads]
 - Each POWER and GND Die Pad has a pad_name, signal_name and bus_label
 - Package and On-Die Power Delivery Networks can interface at the Die-Package interface three ways
 - One terminal for each signal_name
 - One terminal for each die pad
 - One terminal for each bus_label

Similar Approach for Boards and Modules

- EBD is currently limited to PCB substrates. Modules are more generic and can include Multi Chip Modules, stacked chips as well as DIMMs. When the package modeling BIRD is completed we will either:
 - Enhance EBD
 - Allow EBD to describe both Boards and Modules.
 - Enhance EBD to support interfaces to IBIS-ISS and Touchstone interconnect models.
 - Create a new Electrical Module Description (EMD) specification
 - Allow EMD to describe both Boards and Modules.
 - EMD will support interfaces to IBIS-ISS and Touchstone interconnect models.

IBIS Interconnect Model Terminals

- Pins
 - Pin_name (aka Pin Number)
 - Signal_name (assumes signal_name pins shorted)
 - Bus_label (allows sub-groups of rail signal_name pins)
- Pads (Die/Package Interface)
 - Pin_name (aka Pin Number) for I/O connections
 - Pad_name for rail connections
 - Signal_name (assumes signal_name pads shorted)
 - Bus_label (allows sub-groups of rail signal_name pads)
- Buffers
 - Signal (I/O)
 - Rails
 - Pin_name and (puref/pdref/pcref/gcref/extref)
 - Signal_name (assumes signal_name terminals shorted)
 - Bus_label (allows sub-groups of rail buffer terminals)

Interconnect Model Terminals

- <Terminal Number> <Terminal Type> <Qualifier>
 - X I/O pin_name
 - Y Supply pin_name, signal_name or bus_label
 - Z Supply pad_name

Terminal_Type	pin_name	signal_name	bus_label	pad_name
Buffer_I/O	X			
Puref	X			
Pdref	X			
Pcref	X			
Gcref	X			
EXTref	X			
Buffer_rail		Y	Y	
Pad_I/O	X			
Pad_rail		Y	Y	Z
Pin_I/O	X			
Pin_rail	Y	Y	Y	

Interconnect Model Examples

```
[Begin Interconnect Model]      DQ1    | IBIS-ISS Model
File_IBIS-ISS      DQ.iss DQ
Param Length Value .1
Number_of_Terminals = 2
1 Pin_I/O    A1
2 Buffer_I/O A1
[End Interconnect Model]
```

```
[Begin Interconnect Model]      A1    | Touchstone File
Shortcut
File_TS      A1.s2p
Number_of_Terminals = 3
1 Pin_I/O    A1
2 Buffer_I/O A1
3 Pin_rail signal_name VSS
[End Interconnect Model]
```


Full Package, All Pins to All Buffers

[Pin]	signal_name	model_name
A1	DQ1	DQ
A2	DQ2	DQ
P1	VDD	POWER
P2	VDD	POWER
P3	VDD	POWER
P4	VDD	POWER
G1	VSS	GND
G2	VSS	GND
G3	VSS	GND
G4	VSS	GND

[Begin Interconnect Model]

...			
1	Pin_I/O	pin_name	A1
2	Pin_rail	pin_name	P1
3	Pin_rail	pin_name	P2
4	Pin_rail	pin_name	P3
5	Pin_rail	pin_name	P4
6	Pin_rail	pin_name	G1
7	Pin_rail	pin_name	G2
8	Pin_rail	pin_name	G3
9	Pin_rail	pin_name	G4
10	Pin_I/O	pin_name	A2
11	Puref	pin_name	A1
12	Buffer_I/O	pin_name	A1
13	Pdref	pin_name	A1
14	Puref	pin_name	A2
15	Buffer_I/O	pin_name	A2
16	Pdref	pin_name	A2

[End Interconnect Model]



Full Package, All VDD and VSS Pins Shorted

All Buffer Rail Connections Shorted on Die


[Pin]	signal_name	model_name
A1	DQ1	DQ
A2	DQ2	DQ
P1	VDD	POWER
P2	VDD	POWER
P3	VDD	POWER
P4	VDD	POWER
G1	VSS	GND
G2	VSS	GND
G3	VSS	GND
G4	VSS	GND

[Pin Mapping]	pulldown_ref	pullup_ref
Signal_names_are bus_labels		
A1	VSS	VDD
A2	VSS	VDD

[Begin Interconnect Model]

...			
1	Pin_I/O	pin_name	A1
2	Pin_rail	signal_name	VDD
3	Pin_I/O	pin_name	A2
4	Pin_rail	signal_name	VSS
5	Buffer_I/O	pin_name	A1
6	Buffer_rail	signal_name	VDD
7	Buffer_rail	signal_name	VSS
8	Buffer_I/O	pin_name	A2

[End Interconnect Model]



Full Package, Buffer I/O Only


[Pin]	signal_name	model_name
A1	DQ1	DQ
A2	DQ2	DQ
P1	VDD	POWER
P2	VDD	POWER
P3	VDD	POWER
P4	VDD	POWER
G1	VSS	GND
G2	VSS	GND
G3	VSS	GND
G4	VSS	GND

[Pin Mapping]	pulldown_ref	pullup_ref
Signal_names_are bus_labels		
A1	VSS	VDD
A2	VSS	VDD

[Begin Interconnect Model]

...	Pin I/O	pin_name	A1
1	Pin_I/O	pin_name	A1
2	Pin_I/O	pin_name	A2
3	Buffer_I/O	pin_name	A1
4	Buffer_I/O	pin_name	A2

[End Interconnect Model]




Full Package, Buffer I/O Only, Touchstone Model

[Pin]	signal_name	model_name
A1	DQ1	DQ
A2	DQ2	DQ
P1	VDD	POWER
P2	VDD	POWER
P3	VDD	POWER
P4	VDD	POWER
G1	VSS	GND
G2	VSS	GND
G3	VSS	GND
G4	VSS	GND

[Pin Mapping]	pulldown_ref	pullup_ref
Signal_names_are bus_labels		
A1	VSS	VDD
A2	VSS	VDD

```

[Begin Interconnect Model]
File TS xyz.s4p
1 Pin_I/O      pin_name  A1
2 Pin_I/O      pin_name  A2
3 Buffer_I/O   pin_name  A1
4 Buffer_I/O   pin_name  A2
5 Pin_rail     signal_name VSS
[End Interconnect Model]
    
```



Single Pin Package Model


[Pin]	signal_name	model_name
A1	DQ1	DQ
A2	DQ2	DQ
P1	VDD	POWER
P2	VDD	POWER
P3	VDD	POWER
P4	VDD	POWER
G1	VSS	GND
G2	VSS	GND
G3	VSS	GND
G4	VSS	GND

[Pin Mapping]	pulldown_ref	pullup_ref
Signal_names_are	bus_labels	
A1	VSS	VDD
A2	VSS	VDD

[Begin Interconnect Model]

...	Pin I/O	pin_name	A1
1	Pin I/O	pin_name	A1
2	Buffer I/O	pin_name	A1

[End Interconnect Model]



DQ1 Pin to Pad, DQ1 Pad to Buffer

[Pin]	signal_name	model_name
A1	DQ1	DQ
A2	DQ2	DQ
P1	VDD	POWER
P2	VDD	POWER
P3	VDD	POWER
P4	VDD	POWER
G1	VSS	GND
G2	VSS	GND
G3	VSS	GND
G4	VSS	GND

[Pin Mapping]	pulldown_ref	pullup_ref
Signal_names_are	bus_labels	
A1	VSS	VDD
A2	VSS	VDD

[Begin Interconnect Model]


...	Pin I/O	pin_name	A1
1	Pin I/O	pin_name	A1
2	Pad I/O	pin_name	A1

[End Interconnect Model]

[Begin Interconnect Model]

...	Pad I/O	pin_name	A1
1	Pad I/O	pin_name	A1
2	Buffer I/O	pin_name	A1

[End Interconnect Model]



```
.subckt DQ1Pin2Pad 1 2
.subckt DQ1Pad2Buffer 1 2
```

```
XPinPad PinA1 PadA1 DQ1Pin2Pad
XPadBuf PadA1 BufA1 DQ1Pad2Buffer
```

VDD Pad by signal_name

[Pin]	signal_name	model_name
A1	DQ1	DQ
A2	DQ2	DQ
P1	VDD	POWER
P2	VDD	POWER
P3	VDD	POWER
P4	VDD	POWER </td
G1	VSS	GND
G2	VSS	GND
G3	VSS	GND
G4	VSS	GND

[Pin Mapping]	pulldown_ref	pullup_ref
Signal_names_are bus_labels		
A1	VSS	VDD
A2	VSS	VDD

[Begin Interconnect Model]


...	Pin_rail	signal_name	VDD
1	Pin_rail	signal_name	VDD
2	Pad_rail	signal_name	VDD

[End Interconnect Model]

[Begin Interconnect Model]

...	Buffer_rail	signal_name	VDD
1	Buffer_rail	signal_name	VDD
2	Pad_rail	signal_name	VDD

[End Interconnect Model]



VDD Pad by pad_name

[Pin]	signal_name	model_name
A1	DQ1	DQ
A2	DQ2	DQ
P1	VDD	POWER
P2	VDD	POWER
P3	VDD	POWER
P4	VDD	POWER
G1	VSS	GND
G2	VSS	GND
G3	VSS	GND
G4	VSS	GND

[Pin Mapping]	pulldown_ref	pullup_ref
Signal_names_are_bus_labels		
A1	VSS	VDD
A2	VSS	VDD

[Die Supply Pads]	signal_name	bus_label
VDD1	VDD	VDD
VDD2	VDD	VDD

[End Die Supply Pads]

[Begin Interconnect Model]


...	1	Pin_rail	signal_name	VDD
2	Pad_rail	pad_name	VDD1	
3	Pad_rail	pad_name	VDD2	

[End Interconnect Model]

[Begin Interconnect Model]

...	1	Buffer_rail	signal_name	VDD
2	Pad_rail	pad_name	VDD1	
3	Pad_rail	pad_name	VDD2	

[End Interconnect Model]



.subckt VDDPin2Pad 1 2 3

.subckt VDDBuf2Pad 1 2 3

XPinPad VDDPin VDD1 VDD2 VDDPin2Pad

XBufPad VDDBuf VDD1 VDD2 VDDBuf2Pad

[Thank You]

IBIS Interconnect Task Group
http://ibis.org/interconnect_wip/

