## Signal Integrity Software, Inc.

Barry Katz Daniel Nilsson



## **The Bitter-Sweet Experiences of** using IBIS Models

οÕ

> n o

Õ

č Ò 

٠Ŏ

U

UU

°Ö

on 0×0

Õ

Ō 0.0

ŏ õ

∩0∘Uř

οU

С 



## **High-Speed Design Challenges**

• On Board Data Rates

- Commonly 133MHz 500MHz; moving to 1GHz+
- Detailed Signal Integrity and Timing analysis required
  - Must simulate over Process, Voltage, and Temperature
  - Inter Symbol Interference
  - Simultaneous Switching Output Noise and Crosstalk
  - Pre-Layout Solution Space analysis
  - Post-Layout Verification
- Large number of simulations required



## **IBIS Benefits**

• Performance

- 10 100x faster than transistor level models
- Encapsulates large amount of information for
  - Waveform analysis
  - Timing Analysis
  - System Verification
- Can be as accurate as transistor level models
- No proprietary transistor level information



# Generating good models is hard

- Requires significant effort
  - Correctly converting transistor level models to IBIS is a complicated process
  - Simulate transistor level and IBIS models into representative topologies
  - Review I-V and V-T data
  - Check results in different process corners
  - Various frequencies of operation
- Good models result in good correlation



#### Hspice vs. IBIS correlation

ŇΟ

°OÖ

 $\circ 0 \circ 0$ 

C

U õ

U

Õ U

õ

°Ö

U Õ 

on 

õ 

Q

Ů

Ō

ŏ

Ô 

> ō

U

ŏ 

Ŏ 



**SiSofi** 

#### However...

• Effects not currently captured by IBIS models

- Frequency dependent delays

00

Õ

0

0

0

Õ

00

õ

0

00

- Delay variation as a function of slew-rate
- Signal amplitude delay variations







#### **Delay Variations, slow process**



**SiSofi** 

Ō õ 0 00 00 00 00 000 Ñ O 0 0 0 0 00 Q 0000 Ŏ 0 0000 Ů  $\circ 0 \circ 0$ U ŏ 0  $\left( \right)$ on 0 0 Ō 0 0 U 0 Õ 0 0 00 0 000000 O Č 0 õ 0 0 0 Ô 0 000 0 00 οU Õ 0 0 õ 0 0 Ö ō °Ö 0 

## Steps to Design Success using IBIS models

I/O Characterization

00

0

0

- Understand I/O behavior over operating conditions
- Model Qualification
- IBIS results needs to be correlated to transistor level simulations



## Conclusions

• Using IBIS models allows us to run a larger solution space analysis

- Creating good IBIS models requires significant effort
- Using IBIS for High-Speed Interfaces requires validated and correlated models
- In many cases IBIS models can be used for designing 600+ MHz interfaces