

# Modeling On-Die Power Supply Decoupling

Randy Wolff – Micron Technology Lance Wang – IO Methodology

> DesignCon IBIS Summit Santa Clara, CA, USA February 2, 2012



©2012 Micron Technology, Inc. All rights reserved. Products are warranted only to meet Micron's production data sheet specifications. Information, products, and/or specifications are subject to change without notice. All information is provided on an "AS IS" basis without warranties of any kind. Dates are estimates only. Drawings are not to scale. Micron and the Micron logo are trademarks of Micron Technology, Inc. All other trademarks are the property of their respective owners.

February 2, 2012

©2012 Micron Technology, Inc. | 1

# Outline

- Elements of an IBIS 5.0 model for Power Integrity simulation
- On-die power supply decoupling models
  - Parasitic vs. non-parasitic
  - Optimization of models
- Simulation results Transistor-level vs. IBIS 3.2, 5.0
- Conclusions





# **IBIS 5.0 Power Integrity Modeling**

• PI modeling requires [Composite Current], [ISSO PU], [ISSO PD] and a detailed model of decoupling capacitance



# **Power Supply Decoupling Elements**

#### Bond Pad Layout Floorplan VDDQ [Composite Current] റ VDD R\_VDDQ L VDDQ VSS VDD VDD Е VSS VSS POWER Clamp S Ρ R Pre-Driver VDDQ VSSQ Circuit powered by **Bypass** I\_term I\_sig VDDQ /DDO Сар -O Sig Е S L GND Clamp Cap PU Ν ESD DQ ESD I\_byp C\_p+b I\_pre I\_cb BDL PRE-PRE L\_GND R\_GND PD Cap Parasitic VSSO Decoupling Micron' Meth February 2, 2012 4

#### Parasitic Decoupling Capacitance



5

# **Optimization of Parasitic Decoupling**



### **Optimization of All Decoupling**



# **Simulation Setup**



- DDR3 DQ I/O buffer, 1.5V
- PRBS pattern, minimum bit width of 1.25ns
- Typical corner
- Various On-die decoupling capacitance models included as SPICE models
- DQ1 + DQ2 switching (with different PRBS patterns) with fully coupled SPICE package model

### No Decoupling Model





#### No Decoupling Model





# Parasitic Decoupling Model Included





#### Parasitic Decoupling Model Included





# All Decoupling Modeled





### All Decoupling Modeled





### Conclusions

- A complete model for on-die power supply decoupling must include models for parasitic caps and designed-in caps
- Simple, multi-stage RC circuits accurately model on-die decoupling circuits
- A method is needed for including complex decoupling models along with an IBIS 5.0 model
- More investigation needed to understand circumstances where IBIS 5.0 power-aware models do not match SPICE models







