

# Capacitance Compensation

Bob Ross  
IBIS Summit Meeting  
DesignCon 2009  
Santa Clara, California  
February 5, 2009


[bob@teraspeed.com](mailto:bob@teraspeed.com)



# Typical Problems

- Driver schedule
- Differential buffer
- External capacitance refinement
- Many other presentations either considered loading interactions or appeared to be impacted that interactions


# Output Impedance and Top-level C\_comp Interaction??



[Driver Schedule]

Model_name	Rise_on_dly	Rise_off_dly	Fall_on_dly	Fall_off_dly
MAIN	0	NA	0	NA
BOOST	NA	0.47059ns	NA	0.47059ns

# Differential Buffer Cdiff or Load Cx



**$C_{diff}$  or  $C_x$  are extra capacitors that need compensation. They might be non-linear, but first order compensation better than no compensation**

# Possible Solutions

- Solutions
  - Ignore
    - Well within the range of expected drivers
    - Input is of primary concern
  - Adjusting V-T waveforms
  - Compensate by “C\_fixture”
  - Also (not covered)
    - Other presentations
    - Or non-linear mathematical de-convolution – a whole new topic



**TERASPEED  
CONSULTING  
GROUP**





# Other Solutions Not Covered

- Language solutions
  - A. Muranyi, "Pre/de-emphasis Buffer Modeling with IBIS," March 11, 2005, European IBIS Summit – programmable state machine for each V-T combination
  - N. Rao, "De-emphasis Buffer Modeling Issues with IBIS", Nov. 14, 2008, Asian IBIS Summit (Japan) – Verilog AMS equation based model
- General problem and investigations – several presentations by M. Mirmak and A. Muranyi

# Compensate by Adjusting V-T


- B. Ross, “IBIS Die V-T Tables from Part or Board Measurements,” Feb. 9, 2004, DesignCon IBIS Summit
- Apply technique for Cx instead of just package or board
- A time-domain approximation solution that would give first order correction for non-linear C

# Could use Capacitor Instead of Package or Board Measurement (50 $\Omega$ to Gnd)





# Steps for “Delta” Process IBIS Die V-T Tables from Pin/Board V-T Tables




1. Create IBIS model using MEASURED V-T tables at **B**
2. Simulate **B**, then add package/board and simulate “delta” **C**
3. Use inverse of linear transform of **B** time axis to derive new IBIS model DIE V-T table **A**
4. Add package/board to simulate V-T response at **D**
5. Compare **B** and **D**

# Step 3: Inverse Linear Transform to Find V-T table A from B

- Find times for 80% and 20% points of **B**, **C**:  $t_{B8}$ ,  $t_{B2}$ ,  $t_{C8}$ ,  $t_{C2}$  (interpolate for accuracy)
- Solve transform for p and q:  

$$t_C = p * t_B + q$$
 (& assume  $t_B = p * t_A + q$ )
- Inverse transform time axis  $t_B$  to time axis  $t_A$  using:  

$$t_A = (t_B - q) / p$$
- $$t_A = t_{B8} + (t_B - t_{C8}) * (t_{B8} - t_{B2}) / (t_{C8} - t_{C2})$$




# Compensate with C\_fixture


- B. Ross, “C\_comp and Buffer Scaling Observations,” Feb. 9, 2006, DesignCon IBIS Summit
- X.F. Chen, “IBIS Algorithm Including Reactive Loads,” Sept. 11, 2007, Asian IBIS Summit (China)
  - Shows C\_fixture support algorithm
- C\_fixture provides peaking without changing the actual buffer capacitance



# IBIS Solution - C\_comp as Load with [Driver Schedule]





# Macro Model – Buffer Scaling Solution




# Both Approaches Have Limits - Ideal Buffer Test Case


- Summation
  - 100 ps ideal ramp
  - 25  $\Omega$  ideal buffer (in connected mode)
  - $C_{\text{comp}} = 3.0$  pF
  - $V_{\text{cc}} = 1.5$  V
- Each one-half scaled
  - 50  $\Omega$  ideal buffer
  - 100 ps ideal ramp
- 50  $\Omega$   $R_{\text{fixture}}$
- 50  $\Omega$  load



# IBIS [Driver Schedule] Setup with/without $C_{\text{comp}} = 3 \text{ pF}$



# C\_fixture Peaking Works in All Cases with Original Scaled Waveforms




**1.5 pF and  $C_{\text{fixture}} = 0.5$  pF**

**or 0 pF and  $C_{\text{fixture}} = 2.0$  pF for [Driver Schedule] setup**




# Proposed Expanded Subset of IBIS Version 2.1



$$C_{comp}^* = C_{comp} + C_{dut} + C_{fixture}$$

**K-table Extraction algorithm UNCHANGED**

# One Node Norton Equivalent of Ideal 2-waveform Buffer Used for Testing




**SPICE PWL Current source ramp plus fixed switched charging current for buffer C\_comp and any additional C\_fixture**

# I-Source (Current Source Driver)

$$I = C \cdot dV/dt$$

means constant  
current  
addition to  
compensate for  
 $C_x$



Charging currents  
calculated or found  
by experimentation


# Comments on Simple Model

- Current source was one PWL
  - Separate PULSE adding together could have been used
  - Parameterized input could have been used
- Overshoot/Undershoot implies do NOT clip K tables in IBIS model
  - Even C\_comp not fully compensated leading to rolled up responses (charging current starvation)
  - So would not work with C\_fixture
- Could work for relatively constant high impedance current mode logic
- Open\_drain, Open\_source buffers non-linear, best done with real buffer for ramp (but constant charging current addition)




**TERASPEED  
CONSULTING  
GROUP**

# Ideal Test Buffer (Red) Duplicated in SPICE (Blue)



1.5 pF



Ideal buffer  $C_{\text{fixture}} = 0.5$  pF

Ideal buffer, SPICE  $C_{\text{fixture}} = 0.5$  pF on  
[Rising Waveform]s

# Conclusions

- Driver needs to compensate for external Cx load
  - Change V-T waveform
  - Use C\_fixture (but inconsistent industrial support)
- Techniques still keep correct input C\_comp or Cx or Cdiff
- Do NOT clip K-tables – can cause IBIS simulation error with correct IBIS model



**TERASPEED  
CONSULTING  
GROUP**