



# Xilinx IBIS Model Quality Update

David Banas, *Sr. Staff Applications Engineer*

IBIS Summit DesignCon 2009

Santa Clara, CA

February 5, 2009


# Xilinx IBIS Model Quality Update

- • Correlation to Spice models
  - Correlation to bench measurements
  - Virtex-5™ model IQS conformance
  - New activities

# Xilinx IBIS Model Quality Update

## Correlation to Spice models

- Improved s2ibis extraction procedure



*Finer granularity yields smoother curves and better correlation.*

# Xilinx IBIS Model Quality Update

## Correlation to Spice models


- Automation of correlation testing
  - **do\_sims.pl** – Perl script that governs the process of fetching, patching, and running the standard I/O Spice models, for a given set of standards, in order to make automated “IBIS vs. Spice” comparison measurements.
    - **do\_patch** – Bash shell script that does the actual patching of the Spice decks.
  - **get\_results.pl** – Perl script that fetches the results of the Spice simulations run by *do\_sims.pl*, and reformats them into \*.CSV format for import into *MSExcels*.

*Automation has saved much time and prevented many errors.*

# Xilinx IBIS Model Quality Update

## Correlation to Spice models for *virtex5.ibs* v1.9


Histogram of Errors by Metric for Different Error Thresholds  
63 tests performed. (21 standards w/ 3 PVT corners ea.)



# Xilinx IBIS Model Quality Update

## Correlation to Spice models for *virtex5.ibs* v2.6

Histogram of Errors by Metric for Different Error Thresholds  
63 tests performed. (21 standards w/ 3 PVT corners ea.)



*Showing improved correlation to Spice models. Questions?*


# Xilinx IBIS Model Quality Update

- Correlation to Spice models
- • Correlation to bench measurements
- V5 model IQS conformance
- New activities


# Xilinx IBIS Model Quality Update

## Correlation to bench measurements - Methodology

- IBIS-to-Spice:



- IBIS-to-Bench:




*Two fundamentally different methodologies are used.*



# Xilinx IBIS Model Quality Update


## Correlation to bench measurements - Results



*With the exception of the large positive outliers, this histogram is ideal.*

# Xilinx IBIS Model Quality Update


## Correlation to bench measurements - Results



*Negative LOW margins indicate that silicon is FASTER than the model.*

# Xilinx IBIS Model Quality Update


## Correlation to bench measurements - Results



*Negative HIGH margins indicate that silicon is SLOWER than the model.*

# Xilinx IBIS Model Quality Update

## Correlation to bench measurements - Results



*Again, none of the offenders are high speed standards.*

# Xilinx IBIS Model Quality Update

## Correlation to bench measurements - Results

*Questions?*

# Xilinx IBIS Model Quality Update

- Correlation to Spice models
- Correlation to bench measurements
- • V5 model IQS conformance
- New activities

# Xilinx IBIS Model Quality Update

## IQS conformance

- The new standard ("v1.1") defines 5 levels:
  - IQ0 - No checking at all.
  - IQ1 - Passes IBISCHK without errors or unexplained warnings.
  - IQ2 - IQ1 + data for basic simulation checked.
  - IQ3 - IQ2 + data for timing analysis checked
  - IQ4 - IQ3 + data for power analysis checked
- and 4 modifiers:
  - M - correlated against hardware measurements
  - S - correlated against Spice simulation
  - G - Has "golden" waveforms.
  - X - Has exceptions, commented in file.

# Xilinx IBIS Model Quality Update

## IQS conformance

- According to IQS v1.1ah, our current Virtex-5™ IBIS models file qualifies as IQ3SM:
  - IQ3) We pass all requirements, up to and including the new level 3 checks.
  - 'S') We have correlated against Spice.
  - 'M') We have correlated against bench measurements.



# Xilinx IBIS Model Quality Update

**IQS conformance**

*Questions?*

# Xilinx IBIS Model Quality Update

- Correlation to Spice models
- Correlation to bench measurements
- V5 model IQS conformance
- • New activities

# Xilinx IBIS Model Quality Update

New activities – *release report automation*

## Xilinx IBIS models file release report for: virtex5.ibs v2.6

Produced by: /virtex5\_ibis/gen\_report.pl v1.6 (Rel\_2008-07-10-01)

Produced on: Tue Sep 9 12:36:07 PDT 2008

### Contents:

- [IBIS Parser Results](#)
- [Spice Correlation Results](#)
- [Bench Correlation Results](#)

Hyperlinks to  
report sections.

Tool  
version/label  
identified.

File name and  
version  
identified.

### IBIS Parser Results:

IBISCHK4 V4.2.0

Checking virtex5.ibs for IBIS 3.2 Compatibility...

Errors : 0

File Passed

[Back to top](#)

Results of  
parser run.


# Xilinx IBIS Model Quality Update

## New activities – *release report automation*

### Spice Correlation Results:

Produced by: /V5\_IBIS\_Spice\_Correlation/OUTPUTS\_ONLY/SINGLE-ENDED/spice\_tools/get\_results.pl v1.2 (Rel\_2008-07-10-01)

The following effective schematic was used to perform the simulations that generate the results in this section:



The numbers in the following table give the error in the IBIS model predictions, relative to the Spice model predictions, for certain *features* or *metrics* of the test waveform.

Errors are normalized to the Spice prediction, and expressed as a percentage of that value. In cases where the low settling values were below 1 mV, no meaningful error calculations could be made. These cases are indicated by "(n/a)".

Standard/Corner	High Level	Low Level	Rise Time	Fall Time	Duty Cycle
GTL					
tt	+00.00%	+00.02%	-00.80%	+03.19%	+00.17%
ss	+00.00%	-00.00%	-05.97%	-13.60%	-00.04%
ff	+00.00%	+00.10%	-02.87%	+05.09%	+00.27%
*** Error reading data ***					

[Back to top](#)

Tool  
version/label  
identified.

Simulation  
model shown,  
for reference.

Meaning of  
tabulated data is  
explained.

Per-standard  
data, with large  
discrepancies  
highlighted in  
red.

# Xilinx IBIS Model Quality Update


## New activities – *release report automation*

### Bench Correlation Results:

Produced by: /V5\_IBIS\_Bench\_Correlation/OUTPUTS\_ONLY/SINGLE-ENDED/spice\_tools/get\_results.pl v1.2  
(ReI\_2008-07-10-01)

The following effective schematics were used to perform the simulations that generate the results in this section:


IBIS-to-Bench Correlation Default Topology



Simulation models shown, with relevant standards identified.

IBIS-to-Bench Correlation Alternate Topology; used for:

- HSTL\_I[\_12, \_DCI, \_18, \_DCI\_18]
- HSTL\_II[\_TJ\_DCI\_18]
- HSTL\_III\*
- HSTL\_IV[\_DCI\_18]
- SSTL\*



# Xilinx IBIS Model Quality Update

## New activities – *release report automation*

The numbers in the following table give the min/max IBIS model predictions, and bench measurements, for 4 waveform *metrics*.

- High settling level
- Low settling level
- Rise-time
- Fall-time

Meaning of tabulated data is explained.

Additionally, the *margins* between the IBIS model predictions and the bench measurements are also given. A positive margin indicates that the IBIS model prediction successfully encompassed the bench measurements, while a negative margin indicates that the bench measurements fell outside the IBIS *window*.

Finally, where available in the bench data, the predictions of the IBIS model, when run in HyperLynx, are compared to those, when run in HSpice. This provides some check on how differently the IBIS models behave when interpreted by two different IBIS simulators (i.e. – HyperLynx and HSpice's *B* element). The errors between the two are calculated as:

$$\text{Error} = (\text{HyperLynx} - \text{HSpice}) / \text{HSpice}$$

Note) voltages in Volts, and times in ns, throughout.

Standard/Metric	Low Margin	IBIS Low	Bench Low	Bench High	IBIS High	High Margin	Low Error	High Error
GTL								
Vol:	(-0.039)	(+0.191)	(+0.152)	(+0.241)	(+0.314)	(+0.073)	(-22.0%)	(-7.3%)
Voh:	No bench data available.							
Trise:	(+0.108)	(00.147)	(00.255)	(00.282)	(00.194)	(-0.088)	[n/a]	[n/a]
Tfall:	(+0.199)	(00.152)	(00.351)	(00.399)	(00.248)	(-0.151)	[n/a]	[n/a]
*** Error reading data ***								

Per-standard data, with negative margins highlighted in red.

End of Report.

[Back to top](#)

# Xilinx IBIS Model Quality Update

## New Activities

*Questions?*