

*Asian IBIS Summit 2005*

# Simulation with IBIS in Tight Timing Budget Systems

睦诗菊

SUI,SHIJU

*[sui.shiju@zte.com.cn](mailto:sui.shiju@zte.com.cn)*

**中兴通讯**  
ZTE CORPORATION

# *Agenda*


- Basis of system timing analysis
- Simulation with IBIS in tight timing budget systems
- Analysis methods

# *Timing Analysis Basis*

- **Systematic timing analysis identifies**
  - Timing topology
  - Setup and hold time margins
  - The risk of timing violations

# Common-Clock Synchronous System


## ■ Timing topology



# Timing Margins of CCS System



$$\text{Setup\_margin} = \text{Clock Period} - \text{Driver}(T_{comax}) - T_{flightmax} - \text{Skew} - \text{Jitter} - T_{guard} - \text{Receiver(setup)}$$



$$\text{Hold\_margin} = \text{Driver}(T_{comin}) + T_{flightmin} - \text{Skew} - T_{guard} - \text{Receiver(hold)}$$

# *Loose Timing Budget System Analysis*


- **Definition**
- **Required inputs**
  - Timing topology
  - Component-level timing data
  - Operating clock frequency
  - Approximated flight time and guard band

# *Tight Timing Budget System Analysis*


- **Definition**
- **Required inputs**
  - Timing topology
  - Component-level timing data
  - Operating clock frequency
  - *Simulation with component models is mandatory*
  - *More sophisticated numerical processing needed*

# *IBIS Models Do Good Job in Simulation*

- Available
- Effective



**IBIS Input Structure**



**IBIS Output Structure**



# *Flight Time*

## ■ Flight time vs. propagation delay

- Propagation delay


- The sum of T-line delays in the path

- Flight time

- The time it takes the data out from the driver to settle at the receiver's input

- For tight budget designs the flight time should be simulated with cautions

# Flight Time Simulation



## ■ Questions

- Is delay1 flight time?
- What are delay2 and delay3 ?

# *Flight Time Simulation with IBIS*

## ■ Cautions

- Check component datasheet and IBIS model
- Avoid double counting C\_comp and load
- Receiver thresholds

# IBIS vs. Datasheet Consistency

## ■ Test loads should match


[Model]	output
Model_type	3-state
Polarity	Inverting
Enable	Active-Low

$V_{\text{meas}} = 1.5\text{v}$


$C_{\text{ref}} = 50\text{pf}$

$R_{\text{ref}} = 500$

$V_{\text{ref}} = 0.000$



# *Tco Measurement*



# *Avoid Double Counting*

- **Avoid double counting output C\_comp**
- **Avoid counting both test load and load**
- **Method 1**
  - Compensate from simulated flight time
- **Method 2**
  - Subtract their effect from Tco

# *Negative Flight Time*

- **Negative flight time happens when**
  - Test load for Tco measurement is heavier than actual load
  - The interconnect is short


## *Include Corners in Simulation*

- Parts behave diversely
- Simulate including strong and weak buffers



# Receiver Thresholds

## ■ Test example



# *Receiver Thresholds*


- Use  $V_{ih}$  and  $V_{il}$  as initial choice
- Use  $V_{th}$  when available
- IBIS Ver 4.0
  - [Receiver Thresholds] sub-parameters
    - $V_{th}, V_{th\_min}, V_{th\_max}$
    - $V_{inh\_ac}, V_{inl\_ac}, V_{inh\_dc}, V_{inl\_dc}$
    - $T_{slew\_ac}$

# *Guard Band Time*

- **Effects likely not included in your simulation**
  - Simultaneous switching output
    - Ver4.0 and earlier models do not include SSO in data tables
  - Crosstalk
  - Inter-symbol interference
  - Power supply noise
- **Guard band time ensures margins existence**
- **Obtained from simulation or measurements**

# *Deal with Complex Topology*

## ■ Example



# *Deal with Complex Topology*

- **Adding components in path**
  - Path delay deviations increase
  - Timing margins decrease
  - Alternative analysis methods are needed to put the simulated interconnection delays together

# *Timing Analysis Methods*

- **Worst case timing analysis**
- **Statistical timing analysis**
  - Root Sum Square timing analysis
  - Monte Carlo timing analysis

# Worst Case Timing

## ■ Path delay

- Maximum worst-case path delay

$$t_{\text{path max worst - case delay}} = t_{p \text{ max}}(\text{device 1}) + t_{p \text{ max}}(\text{device 2}) + t_{p \text{ max}}(\text{device 3}) + \dots + t_{p \text{ max}}(\text{device N}) + t_{p \text{ max}}(\text{interconnect1}) + t_{p \text{ max}}(\text{interconnect2}) + t_{p \text{ max}}(\text{interconnect3}) + \dots + t_{p \text{ max}}(\text{interconnectN})$$

- Minimum worst-case path delay

$$t_{\text{path min worst - case delay}} = t_{p \text{ min}}(\text{device 1}) + t_{p \text{ min}}(\text{device 2}) + t_{p \text{ min}}(\text{device 3}) + \dots + t_{p \text{ min}}(\text{device N}) + t_{p \text{ min}}(\text{interconnect1}) + t_{p \text{ min}}(\text{interconnect2}) + t_{p \text{ min}}(\text{interconnect3}) + \dots + t_{p \text{ min}}(\text{interconnectN})$$

# *Statistical Timing Analysis(1)*

## ■ Root sum square timing analysis

- Maximum RSS path delay

$$t_{\text{path}}^{\text{max RSS delay}} = t_{\text{path}}^{\text{typ}} + \sqrt{(t_p^{\text{max1}} - t_p^{\text{typ1}})^2 + \dots + (t_p^{\text{maxN}} - t_p^{\text{typN}})^2}$$

- Minimum RSS path delay



$$t_{\text{path}}^{\text{min RSS delay}} = t_{\text{path}}^{\text{typ}} - \sqrt{(t_p^{\text{typ1}} - t_p^{\text{min1}})^2 + \dots + (t_p^{\text{typN}} - t_p^{\text{minN}})^2}$$



# *Statistical Timing Analysis(2)*

## ■ Monte Carlo timing analysis

- By random sampling delay values determines the timing attribute probability distribution



# *Conclusion*

- **Cautions with simulation in tight timing budget system**
  - Check component test load
  - Avoid double counting
  - Receiver thresholds
- **Simulated results analysis methods**
  - Worst case
  - RSS
  - Monte Carlo

# References:

James E. Buchanan , " *Signal and Power Integrity in Digital Systems (TTL, CMOS, & BiCMOS)* ", McGraw-Hill Inc., ISBN 0-07-008734-2

Stephen H. Hall, " *High speed Digital Systems Design* ", McGraw-Hill Inc., ISBN: 0-471-36090-2

Todd Westerhoff , " *Closing the loop between timing analysis and signal integrity* " Cadence Design System