WELCOME FROM MICHAEL MIRMAK, INTEL CORPORATION

On behalf of the I/O Buffer Information Specification (IBIS) Committee, I would like to welcome you, our presenters and guests, to this first open IBIS Summit in Asia.

As you will see from the Summit discussions, behavioral modeling in general and IBIS in particular are needed more than ever in the electronics industry. Greater design complexity and demand for higher operating speeds have always presented challenges to our industries. These challenges are growing as our markets and the business and engineering resources that serve them expand to cover the entire globe. Our industries have an ever-present need for signal integrity data exchange methods that can support users with radically different design targets, procedures and tools with predictable performance. Yet, for optimum business efficiency and growth, those same methods must enable fast signal integrity analysis while maintaining information security. Fortunately, IBIS satisfies all these requirements, demonstrating throughout its 12-year history an increasing ability to support new technologies and industry needs. Through this Summit and future Summits, we hope to make the value of IBIS readily apparent.

We are very pleased that IBIS has been so enthusiastically received across Asia and are confident that IBIS Summits such as this one will continue in the years to come. We are especially grateful to our sponsors Huawei Technologies, Cadence Design Systems, Mentor Graphics Corporation, Signal Integrity Software and Sigrity, plus IBISsupporting industry organizations such as the Japan Electronics and IT Industries Association (JEITA). Without them, this event would not have been possible.

We hope that you will find the presentations and discussions beneficial and enjoyable.

Sincerely, Michael Mirmak Chair, IBIS Committee

我代表 IBIS 委员会,欢迎各位演讲者和嘉宾参加在亚洲举办的第一次 IBIS 峰会。

大家将在这次峰会的讨论中看到,行为级模型越来越普遍,IBIS 模型在业界 也得到更广泛的使用。高复杂度、高工作速度的设计需求给业界带来很多挑战。这 些挑战从市场到业务到工程领域,覆盖了全球。业界要求信号完整性的数据交换方 法可以支持用户快速地满足不同地设计目标,流程和适应不同的工具,并具有可接 受的速度和精度,而且这些方法在满足快速的信号完整性分析下能保证信息安全。 幸运的是,IBIS 满足了所有的需求,12 年来展示了满足新技术和业务需求的持续 发展的能力。通过这次峰会和未来的峰会,我们希望能继续发扬 IBIS 的价值。

我们非常高兴地看到 IBIS 在亚洲被热情地接受,我们相信, IBIS 峰会将会继续下去。我们也特别感谢我们的赞助方:华为公司、Cadence Design Systems 公司、Mentor Graphics 公司、Signal Integrity Software 公司和 Sigrity 公司,还有支持 IBIS 的其他业界组织,比如日本 JEITA。没有他们,这次会议不可能顺利召开。

我们希望这是一个有意义的有价值的技术讨论会。

衷心的

迈克尔 莫马克 IBIS 委员会主席

WELCOME FROM JIANG, XIANGZHONG, HUAWEI TECHNOLOGIES

Dear All,

I was very excited when Mr. Bob Ross proposed that IBIS hold an IBIS meeting in China. Huawei has been designing and developing high-speed circuits for more than 8 years. This field is attracting more attention and focus in China with many talented people. Up to now, no purely neutral, technical public meeting has existed. We are now initiating the Asian IBIS Summit.

Huawei agreed to be a primary sponsor for this event in April, 2005. We also received a lot of logistical and financial support from our friends, Cadence Design Systems, Mentor Graphics, Signal Integrity Software, and Sigrity. After IBIS sent the first invitation in August, we received many registrations and paper submissions from major Chinese industries involved in high-speed design.

Here, I truly hope this IBIS Asian Summit will be successful. Welcome everyone.

Best regards, Jiang, XiangZhong

大家好,

今年年初鲍伯若什先生给我提及希望在中国开办一届 IBIS 研讨会的时候,我 非常高兴地表示赞成。高速电路设计领域在华为在中国已经开展了 8 年以上,这个 领域也受到越来越多地关注,聚焦了越来越多的人才,但是始终还没有一个中立的 公开的技术研讨的会议: IBIS 亚洲峰会是第一次。

自今年4月,华为承诺做主要赞助商以来,得到了 Cadence Design Systems 公司、Mentor Graphics 公司、Signal Integrity Software 公司和 Sigrity 公司等友商的积极相应,有力支持了会议费用和会务筹备。自今年8月 IBIS 发出第一封会议邀请以来,国内各主要公司的高速设计团队均积极响应,提出投稿申请。

衷心祝愿本次 IBIS 亚洲峰会成功召开。

姜向中

Asian IBIS Summit 2005, Shenzhen China

AGENDA AND ORDER OF THE PRESENTATIONS

(The actual agenda might be modified)

	IBIS SUMMIT MEETING AGENDA
8:15	REFRESHMENTS & SIGN IN - Vendor Tables Open
9:00	<pre>Introductions and Program Overview - Welcome, Jiang, XiangZhong, (Huawei Technologies, China) - Welcome to Summit, Mirmak, Michael (Intel Corporation, USA) - Welcoming Comments, Invited Chinese Leader (China)</pre>
9:30	<pre>IBIS and Behavioral Modeling</pre>
9:45	Fiberhome Telecommunications Technology Experiences 11 with IBIS Models Zheng, Qi (Fiberhome Telecommunications Technology, China)
10:15	BREAK (Refreshments)
10:30	Three Facets of IBIS: Interface, Behavior and 17 Measurement Dodd, Ian* and Li, Henry** (Mentor Graphics Corporation, *USA and **China)
11:00	Simulation with IBIS in Tight Timing Budget Systems 31 Sui, ShiJu, (ZTE Corporation, China)
9:45	JEITA EDA - WG Activity and Study of Interconnect Model 45 Watanabe, Takeshi (NEC Electronics Corporation, Japan)
12:00	FREE BUFFET LUNCH (Hosted by Sponsors) - Vendor Tables

12:00 - 12:45 Press Conference for IBIS Officers and Sponsors

AGENDA AND ORDER OF THE PRESENTATIONS (Continued)

13:30	IBIS and Power Delivery Systems
14:00	Power Delivery System, Signal Return Path and SSO 63 Analysis Guidelines Chen, Raymond Y. and Chitwood, Sam (Sigrity, USA)
14:30	Splitting the C_comp for Power Integrity Simulations 74 Yang, Zhiping (Apple Computer, USA)
15:00	Using IBIS for SI Analysis
15:30	BREAK (Refreshments)
15 : 45	Macro Model and Multi-GHz System Simulation
16 : 15	<pre>IBIS Models for DDR2 Analysis</pre>
16:40	<pre>Practical Measurement vs. Simulation Correlation with 117 DDR2 667 Interface Shoji, Kazuyoshi (Hitachi ULSI Systems Co., Japan)</pre>
17:05	<pre>Improving IBIS ECL Algorithms</pre>
17:20	Concluding Items
17:30	END OF IBIS SUMMIT MEETING - Final Vendor Tables and Teardown















































Three Facets of IBIS: Interface, Behavior and Measurement

December 2005

lan C Dodd Architect, High Speed Tools SDD Division

Henry Li Technical Marketing Engineer Mentor Graphics (Shanghai) Electronic Technology Co Ltd

What are the Objectives of the SI Engineer?

Maximize performance

- Highest possible clock speed
- Ensure reliable operation
 - **—** Meet timing constraints
 - Keep overshoot below levels that will cause device malfunction or destruction.
 - Maintain adequate switching margins
- Minimize per unit costs

GMenior

- Minimize the number of components (including terminators)
- Use lowest cost PCB materials

ts of IBIS: Interface, Behavior and Measurement, IBIS Open Forum, December 2005.

Copyright © Mentor Graphics 2









Highlights of IBIS 3.2 Behavior (continued)

- Series and Parallel Terminators
 - Resistance, Capacitance and Inductance
- Package Description
 - Assumes each external pin connects to one internal (die) pin
 - **Default Package**
 - Assumes no coupling: simple resistance, capacitance and inductance
 - Package Model

GMenior

 Allows multiple sections, each with coupled or uncoupled: resistance, capacitance and inductance
































































































JEITA EDA -WG Activity and Study of Interconnect Model

Dec 6, 2005 Asian IBIS SUMMIT in Shenzhen, China

> JEITA EDA-WG Takeshi Watanabe (NEC Electronics)

JEITA ; Japan Electronics and Information Technology Industries Association

© JEITA 2005. All Rights Reserved.

1

















































Background

•It is a great challenge to design a power distribution system capable of delivering large amounts of current at low voltage, and decoupling capacitors must be chosen and placed to optimize its performance .

•Simulation of power integrity can improve the capability of design and analysis for complex power distribution system efficiently.

•Modeling passive component is still the emphases of simulation of power integrity because of the bottle-neck of noise model of IC.

•The distributed circuit model of component is appropriate for SPICE simulation and analysis programs that optimize the use of discrete capacitors in PDS.



www.huawei.com



















•HUAWEI hold completed and accurate spice model library of passive component;

•Simulation platform of power integrity based on spice model library has been founded;

•The simulated impedance proved to be consistent with measurement and can be used to solve the power noise problem of product.



www.huawei.com

















∧ SIGRITY

www.sigrity.com

PDS Optimization – IR Drop Analysis

ASICs require a constant and stable voltage supply for proper operation

- The voltage supply is allowed to deviate by an amount specified by the vendor
- This deviation (or fluctuation) of the supply is composed of DC loss and AC noise
- The IR drop tolerance is commonly 5% (or less) of the nominal operating voltage
- If the tolerance is constant, then a reduction in DC loss yields a larger AC noise budget





SIGRITY

11

PDS Optimization – IR Drop Analysis

Typical Objectives of DC Analysis:

- Pinpoint critical voltage distributions and IR drop issues at multiple component locations
- Optimize IR drop-sensitive Package and Board device locations
- Locate current distribution "hot spots" that may lead to current density and thermal issues
- Optimize crucial VRM (voltage regulator) sense line locations and nominal output voltage settings
- Quantify total path and loop resistances of the complex PDS
- · Identify hard-to-find, high resistance areas
- Conduct conclusive IR drop analysis for the complete IC Package and Board PDS



∕ SIGRITY www.sigrity.com Signal Integrity Optimization – Effects of Signal **Return Path Discontinuity (RPD) and SSN** One signal switching without ⊣⊢ reference plane change power via One signal switching with reference plane change, Red:signal current Blue:Displacement return current Pink:power/ground voltage fluctuation due to EM waves between planes Т Multiple signals switching with reference plane change, Red: more signal currents Pink: stronger power/ground voltage fluctuations due to EM wave between planes. More signal waveform distortion and skew. 12







www.sigrity.com

15

Why use S-parameters for SSO analysis?

Lumped RLC models are a low frequency approximation

- A single RLC segment cannot accurately model propagation delay
- Frequency-dependent, broadband coupling is mandatory at GHz switching frequencies
- Power / ground impedance is highly frequency dependent RLC cannot model this easily

• Power / ground structures affect the I/O signal's performance

- Realistic power distribution systems (PDS) do not supply a constant, ideal voltage
- Large, parallel busses create huge current transients (large dl/dt)
- PDS noise degrades the signal quality of a driver's output (SSO pushout for example)
- Resonance in the PDS significantly increases via crosstalk and impedance
- S-parameters capture the frequency dependent response and coupling of the power / ground structures and I/O signals



www.sigrity.com

17

Suggestions for S-parameter Extraction

Only extract the nets of interest

- Example: don't extract the PCI bus if you're only interested in DDR
- Typical extractions are 8 to 32 data nets; 64+ nets only when necessary
- Use current mirrors (multipliers) for large, parallel busses

Set an appropriate frequency sweep

- ~100 Hz 10 MHz: Log sweep with at least 5 points per decade
- 10 MHz 2+ GHz: Linear sweep with a 10 or 20 MHz increment
- The low frequency data is important!
























































































Industry example- Altera Stratix GX

"Altera successfully adapted the MacroModel templates to produce fast and accurate models of our multi-gigabit transceivers. Not only did the resulting model correlate well, it also simulates between 20 to 400 times faster than its transistor-level counterpart. And the model can be easily adjusted to match the behaviors of actual silicon measured in the lab."



Correlation: MacroModel vs TransistorModel

"Overall, the templates were simple to work with and very valuable amidst the challenges of multi-gigahertz design."

21 Copyright © 2005, Cadence Design Systems Inc.

cādence









Macromodeling and Multi-GHz Interconnection Simulation

Asian IBIS Summit

Zhu ShunLin

High-Speed System Lab, ZTE Corporation Zhu.shunlin@zte.com.cn December 2005



2

Agenda

- Transistor-Level Model versus Behavior-level Model
- Macromodeling of Complex IOs
- Lab Correlation for Macromodels
- Multi-GHz System Interconnect Simulation
- Conclusions

2005-11-7

Transistor-level model and Behavior-level model

SPICE Model

- Good accuracy
- > models are derived from transistor-level netlist and layout
- > Relatively long simulation time and sometimes convergence problems
- Intellectual property protection concerns

IBIS Model

- Models are derived from measurements and/or full SPICE model simulations
- Fast simulation run time
- > Model must be verified, sometimes be converted and modified before usage
- > Difficult in Modeling complex transceiver buffers

MacroModel

- Fast simulation run time
- > A simply modeling solution for complex IOs ,such as pre-emphasis buffers
- Macromodel is based on IBIS model

2005	-11-	7

Macromodeling and Multi-GHz Interconnection Simulation

Modeling methodology

- Modeling is quite involved, it covers active devices as well as passive devices, such as package, transmission line, connector, via, and plane etc..
- Not all modeling methods are the same. They have tradeoffs and are suitable for different applications.
- There are behavioral IBIS and structural Spice modeling for active devices. Spice model is appropriate for demanding situations, while IBIS model is often used in system and board level simulation.
- Circuit simulators can run both IBIS and Spice. Different simulators have different characteristics.



For behavior-level modeling, correlation is necessary.

Macromodeling

IBIS

Transistor-level Model

Macromodeling and Multi-GHz Interconnection Simulation

Bottom

6

Measurement Data

SPICE Simulation





Example Macromodel for Pre-emphasis Normal IBIS data Place in macromodel template > (Pullup (ReferenceVoltage TX_sample [Model] Model_type Output \geq rt > (Pulldown (VICurve C_comp 0.26pF--0.18pF 0.30pF [Voltage Range] 1.2V--1.14V 1.26V-> (Ramp (dt > (C_comp and/or padcap [Pulldown] Voltage l(typ) I(min) I(max) [Pullup] Additional data • | Voltage l(typ) -I(min) I(max) Bitp ----- Unit interval [Ramp] eqdb ----- Pre-emphasis db typ min max dV/dt r 0.36/0.10n 0.35/0.11n 0.37/98.79p Scale ----- Vp-p dV/dt_f 0.33/99.12p 0.33/96.04p 0.33/0.10n R load = 5k MGH MacroModel templates can be downloaded from http://www.allegrosi.com http://www.specctraguest.com http://register.cadence.com/register.nsf/macromodeling?openform ZTF由兴 2005-11-7 9 Macromodeling and Multi-GHz Interconnection Simulation





Macromodeling and Multi-GHz Interconnection Simulation

5

б

7

2

2005-11-7

3

4

12











Multi-GHz System Interconnect Simulation

- Extracting models using 2D/3D EM solver
- Correlation based on VNA and TDR/TDT measurements
- SI/PI/EMC Simulations
- Eye diagram analysis and design margin budget
- Optimization

Measurement modeling



Measurement setup





3D EM Solver Modeling

S21 data comparison between VNA measurement and Simulation

ZTE中兴

19

2005-11-7

Macromodeling and Multi-GHz Interconnection Simulation







Conclusions

- Choose an appropriate modeling method is critical for simulation. Otherwise simulation may not be accurate enough or too complex and time consuming.
- Macromodel is an efficient solution for complex IO modeling, provided it be validated before usage.
- MacroModel enables much shorter simulation time than transistor-Level spice model. They can be used for system design and postlayout analysis.
- MacroModeling is appropriate for what-if analysis due to its relative short run time and sufficient accuracy.
- For multi-GHz Interconnection optimization, active device modeling using marcomodels, PCB modeling using EM solver, and correlation based on lab measurements have been proved to be very effective.

		— ZTE中兴 —	
2005-11-7	Macromodeling and Multi-GHz Interconnection Simulation		23


































People say : HSPICE model is essential for design.

Is that really TRUE?

Asian IBIS Summit Meeting

All Rights Reserved Copyright © 2005, Hitachi ULSI Systems Co., Ltd.







Simulation condition

Models

Memory device: DDR2-667 333MHz DRAM IBIS model created by *HITACHI ULSI systems* Receiver: ASIC Model provided from system vendor

Tool

Synopsys HSPICE 2005.3 SP1

Asian IBIS Summit Meeting

All Rights Reserved Copyright © 2005, Hitachi ULSI Systems Co., Ltd.











<u>Summary</u>

1) Simulation results of DDR2 667 system shows IBIS & HSPICE DDR2 memory model simulation Correlation with measurement within FOM of 96%

- 2) IBIS model simulation faster than HSPICE model by four times.
- 3) Using IBIS model simulation is fairly accurate and fast. Good choice for practical purpose.

Asian IBIS Summit Meeting

All Rights Reserved Copyright © 2005, Hitachi ULSI Systems Co., Ltd.





















