

IdEM & M π LOG: MACROMODELING TOOLS FOR SYSTEM-LEVEL SIGNAL INTEGRITY AND EMC ASSESSMENT

F.G.Canavero, M. Bandinu, S. Grivet-Talocia, I.A. Maio, **I.S. Stievano**

Dipartimento di Elettronica, Politecnico di Torino, Italy

<http://www.emc.polito.it/>




Outline

- ❑ **M π log - Macromodeling via Parametric Identification of LOGic Gates**
- ❑ **IdEM - Identification of Electrical Macromodels**

Review of IC model generation (i)

e.g., IC output buffer (single-ended)



In any approach, 2-piece model representation

$$i(t) = w_H(t) i_H(v, d/dt) + w_L(t) i_L(v, d/dt)$$

$i_{H,L}$: submodels accounting for buffer behavior @ fixed logic H and L state

$w_{H,L}$: weighting signals for state switchings

→ suitable modifications for handling power/ground pins and different device technologies


Review of IC model generation (ii)

Classification

$$i(t) = w_H(t) i_H(v, d/dt) + w_L(t) i_L(v, d/dt)$$



▪ Equivalent circuits

→ Input Output Buffer Information Specification, **IBIS**



▪ Nonlinear parametric relations

→ Macromodeling via Parametric Identification of Logic Gates, **Mπlog**




- parametric relations approximate any nonlinear dynamic system
- theory/tools from system identification
- improved accuracy for recent devices
- IBIS compliant (ver. 4.1)

$$i(k) = \underbrace{F}_{\text{nonlinear}}(i(k-1), \dots, v(k), v(k-1), \dots)$$


Summary of M π log model generation


- (1) { Device is conveniently stimulated and reaction is recorded
Device mounted directly on the board and responses are recorded



- (2) Port responses feed an algorithm for the computation of model parameters

- (3) Model equation F is implemented in SPICE or in metalanguages like VHDL-AMS

$$i(k) = F(i(k-1), \dots, v(k), v(k-1), \dots)$$




References


- [1] I. S. Stievano, I. A. Maio, F. G. Canavero, C. Siviero, "Parametric Macromodels of Differential Drivers with Pre-Emphasis," IEEE Transactions on Advanced Packaging. (accepted, in press)
- [2] I. S. Stievano, I. A. Maio, F. G. Canavero, "On-the-fly estimation of IC macromodels", IEE Electronics Letters, Vol. 42, No. 14, pp. 801–803, 6th July 2006.
- [3] I. S. Stievano, I. A. Maio, F. G. Canavero, C. Siviero, "Reliable Eye-Diagram Analysis of Data Links via Device Macromodels," IEEE Transactions on Advanced Packaging, Vol. 29, No. 1, pp. 31–38, Feb. 2006.
- [4] I. S. Stievano, I. A. Maio, F. G. Canavero, C. Siviero, "Parametric Macromodels of Differential Drivers and Receivers," IEEE Transactions on Advanced Packaging, Vol. 28, No. 2, pp. 189–196, May 2005.
- [5] I. S. Stievano, F. G. Canavero, I. A. Maio, "Behavioural Macromodels of Digital IC Receivers for Analog-Mixed Signal Simulations," IEE Electronics Letters, Vol. 41, No. 7, pp. 396–397 March 31, 2005.
- [6] I. S. Stievano, I. A. Maio, F. G. Canavero, "Mπlog Macromodeling via Parametric Identification of Logic Gates," IEEE Transactions on Advanced Packaging, Vol. 27, No. 1, pp. 15–23, Feb. 2004.
- [6] I. S. Stievano, I. A. Maio, F. G. Canavero, "Behavioral Models of I/O Ports from Measured Transient Waveforms," IEEE Transactions on Instrumentation and Measurement, Vol. 51, No. 6, pp. 1266–1270, Dec. 2002.
- [7] I. S. Stievano, I. A. Maio, F. G. Canavero, "Parametric Macromodels of Digital I/O Ports," IEEE Transactions on Advanced Packaging, Vol. 25, No. 2, pp. 255–264, May 2002.

Mπlog[©] tool



Updated on Mar. 2007 !



- (1) Create port excitations
- (2,3) Run SPICE to collect port responses
- (4) Generate the model




- (6) Extract SPICE circuit, AMS code,...
- (5) Validate the model




Outline

- ❑ **M π log - Macromodeling via Parametric Identification of LOGic Gates**
- ❑ **IdEM - Identification of Electrical Macromodels**

Models for system-level characterization



Connectors



Via fields


Lumped models (passive RLC networks)

Broadband and SPICE-ready




IdEM[©]

Identification of Electrical Macromodels

The Approach



IdEM[©] Tool



IdEM[©] features

Fully-featured **Graphical User Interface**

Windows and **Linux** platforms

Easy to use and **Customizable**

Accurate and **Efficient**

Handles many ports via splitting strategies

Passivity guaranteed

Data import and **Model export**

References

- [1] F. G. Canavero, S. Grivet-Talocia, I. A. Maio, I. S. Stievano, "Linear and Nonlinear Macromodels for System-Level Signal Integrity and EMC Assessment" , IEICE Transactions on Communications - Special Issue on EMC, pp. Vol. E88-B, No. 8, August, 2005.
- [2] S. Grivet-Talocia, "Passivity Enforcement via Perturbation of Hamiltonian Matrices" , IEEE Trans. Circuits and Systems I: Fundamental Theory and Applications, pp. 1755-1769, vol. 51, n. 9, September, 2004.
- [3] S. Grivet-Talocia, "The Time-Domain Vector Fitting Algorithm for Linear Macromodeling" , Int. Journal of Electronics and Communications (AEU), pp. 293-295, vol. 58, 2004.
- [4] S. Grivet-Talocia, M. Bandinu, "Improving the Convergence of Vector Fitting for Equivalent Circuit Extraction From Noisy Frequency Responses" , IEEE Transactions on Electromagnetic Compatibility, vol. 48, issue n. 1, pp. 104-120, February, 2006.

Mπlog & IdEM

- ❑ **Free** trial version of the tools at <http://www.emc.polito.it>
- ❑ Extensive tool **demonstration**

DATE 2007 - UNIVERSITY BOOTH

Thursday, April 19th, 15:15 - 17:00 pm

Section U9: DFM + Test and Yield Solutions