

A VHDL-AMS Pre/De-emphasis buffer model using IBIS v3.2 data

IBIS Summit at DesignCon East 2004
Holiday Inn, Boxborough Woods, MA
April 5, 2004

Arpad Muranyi
Signal Integrity Engineering
Intel Corporation
arpad.muranyi@intel.com





Outline



- Block diagram of a Pre/De-emphasis buffer
- Background / features
- Block diagram of VHDL-AMS model
- Work to be done
- Code segments
- Simulation schematics
- Waveform examples
- Summary






Block diagram of a Pre/De-emphasis buffer



- Pre-emphasis sums both sources through one "leg"
- De-emphasis "steals" current from non-driving leg
- Total current in system always the same





Curtesey of Michael Mirmak

Background / features



 The VHDL-AMS Pre/De-emphasis buffer model introduced in this presentation is based on the VHDL-AMS single-ended and differential buffer models introduced at the June 5 and June 23, 2003 and February 2, 2004 IBIS Summits

http://www.eda.org/pub/ibis/summits/jun03b/muranyi1.pdf http://www.eda.org/pub/ibis/summits/feb04a/muranyi2.pdf

 This model also incorporates the modeling technique developed for differential buffers presented at the October 15, 2002 and October 21, 2003 IBIS Summits

http://www.eda.org/pub/ibis/summits/oct02/muranyi.pdf http://www.eda.org/pub/ibis/summits/oct03/muranyi.pdf

Main features:

- 1 digital input, 1 digital enable, 1 digital clock input (with edge selector parameter)
- 1 digital output (dummy for receiver out)
- 4 analog supplies, <u>2 analog I/O ports</u> (differential pair with selectable initial condition)
- Uses normal IBIS data (I-V and V-t tables) for "common mode" component [Model]
- Uses fitted coefficients (calculated from the I-V tables of the [Series MOSFET] model) for the "differential" component
- Includes 4-way split C_comp plus C_diff
- "I/O_open_source" model, i.e. there is no "pulldown" I-V table (for SATA buffers)
- Uses the 1 equation / 1 unknown algorithm





Block diagram of the VHDL-AMS model



Library calls

Entity

generics ports

Added "Edge" and "Out_ini"

Added digital port for clock input

Architecture

quantities
signals
functions
lookup
common length
common time
common wfm
coeff

Doubled most quantities and signals for 2nd tap of driver, Removed quantities and signals for pulldown

Reduced number of vectors by half since this model handles 2 V-t tables only

Replaced 2EQ/2UK with 1EQ/1UK algorithm

Processes

clock catch event time Added clocking logic, Doubled digital logic for 2nd tap of driver, Modified previous logic to be more efficient, and removed pulldown equations

Break statements Simultaneous equations to select coefficients Simultaneous equations to calculate output currents

Doubled all equations for 2nd tap of driver, modified equations to accommodate the more efficient logic, and removed pulldown equations





Work to be done



- Modify C_comp compensation algorithm to account for mutual loading effects between taps
 - See Michael Mirmak's presentation today
 - Have equations already, but need to implement and test them
- Test and verify that the model is working correctly
 - Generate waveform overlays with SPICE model simulations





VHDL-AMS implementation – changes (1)



```
entity IBIS DIFF OS CLK 2TAP is
 generic (Edge : integer := 2;
                                          -- "0" = Falling edge triggered
                                           -- "1" = Rising edge triggered
                                           -- "2" = Triggers on both edges
          Out ini : std logic := 'Z'; -- Initial condition for output
          C comp : real := 1.00e-12; -- Default C comp value and
          k C comp pc : real := 0.25;
                                         -- splitting coefficients
          k C comp pu : real := 0.25;
          k \ C \ comp \ pd : real := 0.25;
          k C comp qc : real := 0.25;
                   : real := 50.0e-15; -- Default C diff value (50.0fF)
          -- [Pullup Reference] and [Pulldown Reference] values
          V pu ref : real := 1.8;
          V pd ref : real := 0.0;
          -- Coefficients of Idiff surface (from Matlab surface fitting)
          k0 : real := -6.503179353194756e-006;
          k1 : real := 2.541816815085296e-003;
          k2 : real := -2.541334083148360e-003;
          k3 : real := 2.809854297776799e-005;
          k4 : real := -4.580644144607367e-004;
          k5 : real := 4.354430013260378e-004;
          R diff: real := 700.0; -- In case a linear resistor does the job
  Vectors of the IV curve tables
```





VHDL-AMS implementation – changes (2)



```
-- V fixture and R fixture values
          Vfx pu on : real := 1.0;
          Vfx pu off : real := 1.0;
          Rfx pu on : real := 50.0;
          Rfx pu off : real := 50.0;
          Delta t : real := 1.0e-12); -- This parameter
          -- determines what the maximum time delta will be between the
          -- points of the Vt curves and scaling coefficient curves
          -- after preprocessing the input data.
    port (signal In D : in std logic;
          signal En D : in std logic;
          signal Rcv D : out std logic;
          signal
                  Clk
                         : in
                               std logic;
          terminal IO p :
                               electrical;
          terminal IO n :
                               electrical;
                           electrical;
          terminal PC ref :
          terminal PU ref :
                             electrical;
                            electrical;
          terminal PD ref :
          terminal GC ref :
                            electrical);
end entity IBIS DIFF OS CLK 2TAP;
```





VHDL-AMS implementation – changes (3)



```
architecture DIFF OS CLK 2TAP 1EO of IBIS DIFF OS CLK 2TAP is
 -- Common mode components for IV curves
 quantity Vpc p 0 across Ipc p 0 through PC ref to IO p;
 quantity Vpu_p_0 across Ipu_p_0 through PU_ref to IO_p;
 quantity Vgc p 0
                    across Igc_p_0
                                    through IO p
                                                   to GC ref;
 quantity Vpc n 0 across Ipc n 0 through PC ref to IO n;
 quantity Vpu n 0 across Ipu n 0 through PU ref to IO n;
 quantity Vgc_n 0
                    across Iqc n 0
                                    through IO n
                                                   to GC ref;
 quantity Vpc p 1
                    across Ipc p 1
                                    through PC ref to IO p;
 quantity Vpu p 1
                    across Ipu p 1
                                    through PU ref to IO p;
 quantity Vqc p 1
                    across Igc p 1
                                    through IO p
                                                   to GC ref;
 quantity Vpc n 1 across Ipc n 1
                                    through PC ref to IO n;
                   across Ipu_n_1 through PU_ref to IO n;
 quantity Vpu n 1
                   across Igc_n_1 through IO_n
 quantity Vgc n 1
                                                   to GC ref;
 -- Common mode components for C comp
 quantity Vc_pc_p across Ic_pc_p through PC_ref to IO_p;
 quantity Vc pu p across Ic pu p through PU ref to IO p;
 quantity Vc pd p across Ic pd p through IO p to PD ref;
 quantity Vc qc p across Ic qc p through IO p to GC ref;
 quantity Vc pc n across Ic pc n through PC ref to IO n;
 quantity Vc pu n across Ic pu n through PU ref to IO n;
 quantity Vc pd n across Ic pd n through IO n to PD ref;
 quantity Vc_gc_n across Ic_gc_n through IO_n to GC_ref;
 -- Differential IV surface and C comp
 quantity V_pn across I_pn through IO_p to IO_n;
 quantity Vc_diff across Ic_diff through IO_p to IO_n;
```





VHDL-AMS implementation – changes (4)



```
-- Various signals and quantities (for internal calculations)
signal
         Data D
                           : std logic := Out ini:
signal
         Data InvDel D
                           : std logic := Out ini;
signal
                           : std logic := '0';
         pu p on 0
         0 ffo q uq
                           : std logic := '0';
signal
                           : std logic := '0';
signal
         pu n on 0
                           : std logic := '0';
signal
         pu n off 0
signal
         pu p on 1
                           : std logic := '0';
                           : std logic := '0';
signal
         pu p off 1
                           : std logic := '0';
signal
         pu n on 1
                           : std logic := '0';
signal
         pu n off 1
signal
          Tpu p on event 0 : real := 0.0;
signal
         Tpu p off event 0 : real := 0.0;
         Tpu n on event 0 : real := 0.0;
signal
         Tpu n off event 0 : real := 0.0;
signal
signal
          Tpu p on event 1 : real := 0.0;
         Tpu p off event 1 : real := 0.0;
signal
         Tpu n on event 1 : real := 0.0;
signal
signal
         Tpu n off event 1 : real := 0.0;
quantity k pu p 0
                          : real := 0.0;
quantity k pu n 0
                           : real := 0.0;
quantity k pu p 1
                           : real := 0.0;
quantity k pu n 1
                            : real := 0.0;
```





VHDL-AMS implementation - changes (5)



```
function Lookup (Extrapolation: in string:= "IV";
                         : in real;
              Ydata
                         : in real vector;
              Xdata
                        : in real vector) return real is
 function Find common length (Max dt : real := 1.0e-12;
                       Twfm 1: in real vector;
                       Twfm 2 : in real vector) return integer is
------
 function Common time (Max dt : real := 1.0e-12;
                  Twfm 1: in real vector:
                  Twfm 2 : in real vector) return real vector is
-----
 function Common_wfm (New t : in real vector;
                 Vwfm : in real vector;
                 Twfm : in real vector) return real vector is
------
 function Coeff (Edge : in string;
             Vwfm : in real vector;
             Twfm: in real vector;
             Rfx : in real;
             Vfx : in real;
             Iiv : in real vector;
             Viv : in real vector;
             Vref : in real) return real vector is
```





VHDL-AMS implementation – changes (6)



```
-----
 Clock: process (Clk, En D) is
 begin
  if (Clk = '1') and (Clk'LAST_VALUE = '0') then -- Rising edge
    if (Edge = 1) or (Edge = 2) then
      Data InvDel D <= not Data D; -- One clock delayed inverted Data D
      Data D <= In D;
                               -- Clocked input
    end if:
   elsif (Clk = '0') and (Clk'LAST VALUE = '1') then -- Falling edge
    if (Edge = 0) or (Edge = 2) then
      Data InvDel D <= not Data D; -- One clock delayed inverted Data D
      Data D <= In D;
                             -- Clocked input
    end if:
   end if;
 end process Clock;
-----
 Catch 0: process (Data D, En D) is
 begin
  Rcv D <= Data D;
                                         -- Dummy receiver logic
   if (En D = '1') and (Data D = '1') then -- Find logic state
    pu p on 0 <= '1';
    pu n off 0 <= '1';
    pu n on 0 <= '0';
    pu p off 0 <= '0';
   elsif (En D = '1') and (Data D = '0') then
    pu p on 0 <= '0';
    pu n off 0 <= '0';
    pu n on 0 <= '1';
    pu p off 0 <= '1';
   else
    pu p on 0 <= '0';
    pu n off 0 <= '1';
    pu n on 0 <= '0';
    pu p off 0 <= '1';
   end if;
 end process Catch 0;
            -----
```





VHDL-AMS implementation – changes (7)



```
-----
 Catch 1: process (Data InvDel D, En D) is
 begin
  if (En D = '1') and (Data InvDel D = '1') then -- Find logic state
    pu p on 1 <= '1':
    pu n off 1 <= '1';
    pu n on 1 <= '0';
    pu p off 1 <= '0';
  elsif (En D = '1') and (Data InvDel D = '0') then
    pu p on 1 <= '0';
    pu n off 1 <= '0';
    pu n on 1 <= '1';
    pu p off 1 <= '1';
  else
    pu p on 1 <= '0';
    pu n off 1 <= '1';
   pu n on 1 <= '0';
   pu p off 1 <= '1':
  end if:
 end process Catch 1;
-----
pu p on event time 0: process (pu p on 0) is -- Update event time if changed
 begin
    Tpu p on event 0 <= now;
 end process pu p on event time 0;
-----
 pu p off event time 0: process (pu p off 0) is -- Update event time if changed
 begin
    Tpu p off event 0 <= now;
 end process pu p off event time 0;
```





VHDL-AMS implementation - changes (8)



```
break on pu p on 0;
 break on pu p off 0;
 break on pu n on 0;
 break on pu n off 0;
 break on pu p on 1;
 break on pu p off 1;
 break on pu n on 1;
 break on pu n off 1;
-----
-- This section contains the simultaneous analog equations to find the
 -- appropriate scaling coefficients according to the state the buffer.
 if (Tpu p on event 0 = 0.0 and Tpu p off event 0 = 0.0 and
     Tpu n on event 0 = 0.0 and Tpu n off event 0 = 0.0) use
                                               -- Initialization
   if (pu p on 0 = '1') use
                                               -- Start with the end of the
     k pu p 0 == K pu on(K pu on'right);
                                               -- Vt curves for those which
   elsif (pu p off 0 = '1') use
                                               -- are fully on initially
     k pu p 0 == K pu off(K pu off'right);
   else
     k pu p 0 == 0.0;
   end use;
   if (pu n on 0 = '1') use
     k pu n 0 == K pu on(K pu on'right);
   elsif (pu n off 0 = '1') use
     k pu n 0 == K pu off(K pu off'right);
   else
     k pu n 0 == 0.0;
   end use;
```





VHDL-AMS implementation – changes (9)



```
else
                                -- Look up coefficients in normal operation
  if (pu p on 0 = '1') use
    k pu p 0 == Lookup("Vt", now - Tpu p on event 0, K pu on, T common);
  elsif (pu p off 0 = '1') use
    k pu p 0 == Lookup("Vt", now - Tpu p off event 0, K pu off, T common);
  else
    k pu p 0 == K pu on(K pu on'left);
  end use;
  if (pu n on 0 = '1') use
    k pu n 0 == Lookup("Vt", now - Tpu n on event 0, K pu on, T common);
  elsif (pu n off 0 = '1') use
    k pu n 0 == Lookup("Vt", now - Tpu n off event 0, K pu off, T common);
  else
    k_pu_n_0 == K pu on(K pu on'left);
  end use;
 end use;
 -- This section contains the simultaneous analog equations to find the
 -- appropriate scaling coefficients according to the state the buffer.
 if (Tpu p on event 1 = 0.0 and Tpu p off event 1 = 0.0 and
    Tpu n on event 1 = 0.0 and Tpu n off event 1 = 0.0) use
                                                  -- Initialization
                                                  -- Start with the end of the
  if (pu p on 1 = '1') use
    k pu p 1 == K pu on(K pu on'right);
                                                  -- Vt curves for those which
  elsif (pu p off 1 = '1') use
                                                  -- are fully on initially
    k pu p 1 == K pu off(K pu off'right);
  else
    k pu p 1 == 0.0;
  end use;
  if (pu n on 1 = '1') use
    k pu n 1 == K pu on(K pu on'right);
  elsif (pu n off 1 = '1') use
    k pu n 1 == K pu off(K pu off'right);
   else
    k pu n 1 == 0.0;
  end use;
```





VHDL-AMS implementation – changes (10)




```
-- Common mode components for IV curves
    Ipc p 0 == -1.0 * Lookup("IV", Vpc p 0, I pc, V pc);
                         == -1.0 * k pu p 0 * Lookup("IV", Vpu p 0, I pu, V pu);
    Ipu p 0
    Iqc p 0
                                                                         Lookup("IV", Vgc p 0, I gc, V gc);
    Ipc n 0 == -1.0
                                                                   * Lookup("IV", Vpc n 0, I pc, V pc);
                          == -1.0 * k_pu_n_0 * Lookup("IV", Vpu_n_0, I_pu, V_pu);
    Ipu n 0
                                                                        Lookup("IV", Vgc_n_0, I_gc, V_gc);
    Iqc n 0
    Ipc p 1 == -0.2
                                                                     * Lookup("IV", Vpc p 1, I pc, V pc);
    Ipu p 1 == -0.2 * k pu p 1 * Lookup("IV", Vpu p 1, I pu, V pu);
    Igc p 1 == 0.2
                                                                     * Lookup("IV", Vgc p 1, I gc, V gc);
    Ipc n 1 == -0.2
                                                                     * Lookup("IV", Vpc n 1, I pc, V pc);
    Ipu n 1 == -0.2 * k pu n 1 * Lookup("IV", Vpu n 1, I pu, V pu);
    Igc n 1 == 0.2
                                                                   * Lookup("IV", Vgc n 1, I gc, V gc);
    -- Common mode components for C comp
    Ic pc p == k C comp pc * C comp * Vc pc p'dot;
    Ic pu p == k C comp pu * C comp * Vc pu p'dot;
    Ic pd p == k C comp pd * C comp * Vc pd p'dot;
    Ic qc p == k_C_comp_gc * C_comp * Vc_gc_p'dot;
    Ic pc n == k C comp pc * C comp * Vc pc n'dot;
    Ic_pu_n == k_C_comp_pu * C_comp * Vc_pu_n'dot;
    Ic pd n == k C comp pd * C comp * Vc pd n'dot;
    Ic qc n == k C comp qc * C comp * Vc qc n'dot;
    -- Differential IV surface and C comp
    I_{pn} = k0 + k1*Vpd_{p_0} + k2*Vpd_{n_0} + k3*Vpd_{p_0} *Vpd_{n_0} + k4*(Vpd_{p_0} *Vpd_{p_0} *V
-- I_pn == V_pn / R_diff; -- In case a linear resistor does the job
-- I pn == 0.0;
                                                                             -- In case we don't want differential currents
    Ic diff == C diff * Vc diff'dot;
end architecture DIFF OS CLK 2TAP 1EO;
```





Simulation schematics










Waveform example - Out_ini = 'Z'










Waveform example - Out_ini = '0'









Summary



 A Pre/De-emphasis VHDL-AMS buffer model has been shown as a modification of the previously introduced "true differential" I/O model

http://www.eda.org/pub/ibis/summits/apr04/IBIS_PreDe.vhd

- Feel free to download and use the file any way you want
- The modified model is a complete Pre/De-emphasis model
 - It has only one digital input, a clock and a differential pair of analog I/O port
 - This model can be used with [External Model] in IBIS v4.1 (not tested yet)
- The C_comp compensation algorithm needs more work
 - The effects of the two buffer blocks loading each other must be accounted for
- The model needs to be correlated and tested with a SPICE level model



