



IBIS Open Forum Minutes

Meeting Date: **November 17, 2014**

Meeting Location: **Taipei, Taiwan**

VOTING MEMBERS AND 2014 PARTICIPANTS

Altera	David Banas, Kundan Chand, Hsinho Wu
ANSYS	Lan Chen, Minggang Hou, Jianbo Liu, Peng Wang Shulong Wu, Guoli Yin, Jizhi Zhao, Tommy Chien* Elly Dong*, Milkman Hsuan*, Winny Huang* Stanley Hangwei Kuo*, James Wang* Jean Yacchin Wang*, Jerry Wang*, Benson Peishen Wei* Jack Wu*, Tinghao Yeh*
Applied Simulation Technology	Fred Balistreri, Norio Matsui
Cadence Design Systems	Ambrish Varma, Brad Brim, Joy Li, Kumar Keshavan Ken Willis, Yingxin Sun, Joshua Luo, John Phillips Aileen Chen, Lanbing Chen, Zhiyu Guo, Jinsong Hu Rachel Li, Lavia Liu, Ping Liu, Yubao Meng Feng Miao, Zuli Qin, Haisan Wang, Hui Wang Yitong Wen, Clark Wu, Benny Yan Rong Zhang, Wenjian Zhang, Alex Zhao Zhangmin Zhong, Kent Ho*, Thunder Lay*, Skipper Liang* Paddy Wu*, Candy Yu*, Ian Yu*
Ericsson	Anders Ekholm*, Zilwan Mahmood*, Feng Shi Wenyan Xei
Huawei Technologies	Jinjun Li, Xiaoqing Dong, Zanglin Yuan, Han Li Haiping Cao, Yu Chen, Peng Huang, Hongxing Jiang Xueping Jiao, Aojie Li, Xusheng Liu, Zipeng Luo Longfang Lv, Luya Ma, Xiao Peng, Wenju Sheng Jianhua Wang, Shengli Wang, Huichao Weng Zhengrong Xu, Gezi Zhang, Zhenyi Zhu
Infineon Technologies AG	(Christian Sporrer)
Intel Corporation	Michael Mirmak*, Jon Powell, Riaz Naseer Udy Shrivastava, Mustafa Yousuf, Jimmy Jackson Pietro Brenner, Todd Bermensolo, Denis Chen* Jimmy Hsu*, Cucumber Lin*, Jeff Loyer*, Thomas Su*
IO Methodology	Lance Wang*, Michelle Coombs
Keysight Technologies (Agilent)	Radek Biernacki, Nilesh Kamdar, Colin Warwick Graham Riley, Pegah Alavi, Fangyi Rao Heidi Barnes, Dimitrios Drogoudis, Tao Zhang Xianzhao Zhao
LSI (Avago)	Xingdong Dai, Min Huang, Anaam Ansari, Brian Burdick Venkatesh Avula
Maxim Integrated Products	Hassan Rafat
Mentor Graphics	Arpad Muranyi, John Angulo, Fadi Deek, Chuck Ferry

Micron Technology	Thomas Groebli, Larry Shi
Qualcomm	Randy Wolff
Signal Integrity Software	Jaimeen Shah, Srinivasa Rao, Senthil Nagarathinam
	Mike LaBonte, Walter Katz, Todd Westerhoff,
	Michael Steinberger
Synopsys	Ted Mido, Scott Wedge, Kevin Cameron, Rita Horner
	Xuefeng Chen, Jinghua Huang, Lianpeng Sang
	Deng Shi
Teraspeed Labs	Bob Ross, Tom Dagostino, Scott McMorro
(Teraspeed Consulting Group)	
Toshiba	Hiroyuki Ikegami, Toshihiro Tsujimura, Hideo Oie
Xilinx	Ravindra Gali
ZTE Corporation	Fengling Gao, Lili Wei, Zhongmin Wei
	Changgang Yin, Shunlin Zhu
Zuken	Michael Schaefer, Amir Wallrabenstein, Griff Derryberry
	Reinhard Remmert

OTHER PARTICIPANTS IN 2014

3M	Shiang Yao
ADVLSI	Pierre Dermey, Juanna Gao
Alcatel-Lucent	Yishan Li
Amlogic	Jiaying Ye, Weiguo Zhu
Avant Technology	Jiaying Sun, Jyam Huang*, Chloe Yang*
Carleton University	Ramachandra Achar
Celestica	Lei Liu, Xu Yan
Chinese Academy of Engineering	Anju Tan, Liang Yin
Physics (CAEP), Institute of	
Electronic Engineering (5th Institute)	
Cisco Systems	Hongxian Yin
Continental Automotive	Catalin Negrea
CST	Stefan Paret
ECL Advantage	Thomas Iddings
EMC Corporation	Sherman Chen
Freescale	Asher Berkovitz
Fujitsu	Shogo Fujimori
Fuzhou Rockchip Electronics	Xinjun Wang
Gigabyte Technology	Eric Chien*, Mountain Lin*, Alex Lu*
H3C	Xinyi Hu, Xiaoqun Li
Hangzhou Hikvision Digital	Wenquan Hu, Jia Zhang
Technology	
Hewlett Packard	Ting Zhu
Himax Technologies	Brian Kuo*, Ren-Yu Wang*, Josh Wu*
Hisense Group	Golden Qian
Hong Kong University	Lijun Jiang

Hon-Hai Precision (Foxconn)	Ryan Lung-Yu Hou*, Daniel Ying-Tso Lai* Chris Chia-Nan Pai*
IBM	Adge Hawes
ILI Technology Corp.	Chia-Cheng Wu*
Instituto de Telecomunicações	Wael Dghais
JONHON	Guoqi Zhou
KEI Systems	Shinichi Maeda
Lattice Semiconductor	Xu Jiang
Lenovo	John Lin*, Alan Sun*
LUXSHARE-ICT	Jet Shen, Chenhui Zeng
Macronix Microelectronics	Donghe Tang
Marvell	Weizhe Li, Xike Liu, Fang Lv, Banglong Qian Yuyang Wang, Liang Wu
Mediatek	Alice Lin, Delbert Liao*
Mellanok Technologies	Piers Dawe
Microsemi	Nizar Abdallah, Ann Lau
Montage Technology	Xiaoliang Xu
Nanium	Abel Janeiro
Nanya Technology Corp.	Chi-Wei Chen*, Aiden Hsu*, Tingshuo Hsu* Andre Huang*, Raphael Huang*, Tian-De Huang* Zuo Xin*
Oracle	Stephan Mueller
Pangya	Edgar Aguirre
Pegatron Corp.	Lance Chang*, Stanley Chu*, Gavin Lin*
Proficient Design	Kishor Patel
Renesas	Genichi Tanaka
Rockchip	Jiayi Song
SAE International	Chris Denham
Sunplus Technology	Forest Hsu*, Yi-Tzeng Lin*
Tabula	Ben Zhou
Technische Universität Hamburg	Torsten Reuschel
Teledyne LeCroy	Larry Cao, Derek Hu, Joyce Yin
University of Illinois	José Schutt-Ainé
VIA	Terence Hsieh*, Justin Hsu*
Via CPU	Leon Liang*
Vitesse	Siris Tsang
Winbond Electronics	Albert Lee*
Wiwynn Corp.	Scott CH Lee*, Kevin TK Wang*
Xpeedic Technology	Wenliang Dia, Feng Ling, Zhouxiang Su
Zhejiang Uniview Technologies	Fei Ye, Feng Ye

In the list above, attendees at the meeting are indicated by *. Principal members or other active members who have not attended are in parentheses. Participants who no longer are in the organization are in square brackets.

UPCOMING MEETINGS

The bridge numbers for future IBIS teleconferences are as follows:

Date	Meeting Number	Meeting Password
November 20, 2014	Asian IBIS Summit – Yokohama – no teleconference	
December 5, 2014	205 475 958	IBIS

For teleconference dial-in information, use the password at the following website:

<https://ciscosales.webex.com/ciscosales/j.php?J=205475958>

All teleconference meetings are 8:00 a.m. to 9:55 a.m. US Pacific Time. Meeting agendas are typically distributed seven days before each Open Forum. Minutes are typically distributed within seven days of the corresponding meeting. When calling into the meeting, follow the prompts to enter the meeting ID. For new, local international dial-in numbers, please reference the bridge numbers provided by Cisco Systems at the following link:

http://www.cisco.com/web/about/doing_business/conferencing/index.html

NOTE: "AR" = Action Required.

WELCOME AND KEYNOTE COMMENTS

The Asian IBIS Summit took place on Monday, November 17, 2014 at the Sherwood Hotel in Taipei. Approximately 59 people from 19 organizations attended.

The statements below summarize the material presented. More details are available through the summit presentations posted online at:

<http://www.eda.org/ibis/summits/nov14b/>

Michael Mirmak convened the meeting, welcomed the attendees and thanked the IBIS Open Forum for their ongoing support of the IBIS Summit series in the Republic of China. Michael continued by thanking the co-sponsors: the major sponsor Intel Corporation and also the co-sponsors ANSYS, Cadence Design Systems, IO Methodology and Synopsys.

ACTIVITIES AND DIRECTION OF IBIS

Michael Mirmak (Intel Corporation, USA)

Michael Mirmak began by noting that the current version of IBIS is IBIS 6.0, and a parser, IBISCHK6, was released in June 2014. A user's guide for IBISCHK6 is in development from the IBIS Quality task group and a work-in-progress document is available for review. An IBIS model review service is also available. As of today, three approved BIRDs propose major changes to IBIS 6.0, while five other approved BIRDs make clarifications or corrections. Eleven other BIRDs are proposed but not approved, and these cover areas including backchannel adaptation

for equalization, expanded package modeling capabilities, Touchstone support for AMI analog buffer models and parameter passing for External Circuits. A major revision of the IBIS Open Forum basic policies and procedures is also underway. Changes to the IBIS Open Forum charter will allow for greater involvement in votes and officer elections by membership companies worldwide.

A question was asked if CTLE and DFE characteristics can be included in the "analog" descriptions for IBIS-AMI support. Michael responded that this is for the buffer impedance, not the algorithmic section; IBIS has two parts. A second question was if the Touchstone analog descriptions will be available for traditional IBIS. Michael responded yes, that is the goal; the initial intent is to have this available for AMI before traditional IBIS.

HANDLING OF OVERCLOCKING CAUSED BY DELAY IN WAVEFORM TABLES

Radek Biernacki*, Ming Yang*, Randy Wolff** and Justin Butterfield** (*Keysight Technologies and **Micron Technology, USA)

[Presented by Lance Wang (IO Methodology, USA)]

Lance Wang began by defining overclocking of IBIS models. He then described how power aware IBIS models can suffer from fictitious overclocking. This overclocking is imposed by EDA tools improperly handling the added delay in V-T waveforms inherent in models that include both V-T and I-T data tables. BIRD168.1 was introduced (and approved) to allow model makers to describe the intrinsic delays between pre-driver switching current and driver voltage switching. The delays can be used to define unique triggering events in the EDA software for I-T and V-T data tables. The presentation suggested that EDA tools may not be automatically processing delays correctly; only model makers know the right amount of delay to remove.

DIFFERENTIAL BUFFER USING IBIS MODELS FOR PDN SIMULATIONS

Lance Wang (IO Methodology, USA)

Lance Wang presented a case study of differential pair buffers in Power Delivery Network (PDN) simulations. The IBIS specification does not indicate how to make an IBIS power aware model for true differential pair buffers. Lance used a 1.5V LVDS true-differential buffer with balanced pullup and pulldowns for his study. The buffer also had access to the power supply connections for both the positive and negative signal drivers. The simulation correlated well to the transistor model when the IBIS model was extracted from separate power supplies for each of the positive and negative pins. If one doesn't have access to each buffer's power pins separately, this creates a problem. For this model, one can get a combined ISSO curve by setting up both pullup and pulldown, then taking the average for each buffer. For [Composite Current] waveforms, one can take one rising edge and one falling edge curve at the same time for the differential pair and add the results together. The resulting model is not a perfect correlation to the transistor model, but the results are better than using an IBIS model without the power aware features.

TRUE DIFFERENTIAL IBIS MODEL FOR SERDES ANALOG BUFFER

Shivani Sharma, Tushar Malik and Taranjit Kukal (Cadence Design Systems, India)

[Presented by Skipper Liang, (Cadence Design Systems, Taiwan)]

Skipper Liang gave an overview of current differential buffer modeling techniques in IBIS. An alternative approach to S-parameter characterization was shown using standard IBIS tabular data formats along with series elements to model differential current. This extended the approach suggested in the IBIS cookbook suggesting modeling of differential current using series resistance. A modeling flow was shown for extraction of common and differential mode impedances. From the impedance at a specific frequency one can calculate series and common mode reactances and resistances. Depending on the sign the reactance could be inductive or capacitive. A parallel RL network is then modeled using the series model type. A parallel RC network is modeled using C_comp and clamp I-V tables. The true differential model provides much better accuracy than a pseudo differential IBIS model for channel simulation in terms of jitter, eye opening and reflection losses.

IBIS AMI VALIDATION

Zilwan Mahmod and Anders Ekholm (Ericsson, Sweden)

[Presented by Zilwan Mahmod (Ericsson, Sweden)]

Zilwan Mahmod began by describing design goals he has with IBIS AMI analysis. IBIS AMI models must be validated, as correct and validated models are needed. Certification is the first step a model must go through to check that the model behavior is reasonable. Zilwan presented a long checklist of items to verify. To do active correlation, the PCB model in simulation must be adjusted to match the real channel characteristics as seen in measurements. S-parameters from measurement can be used in the correlation exercise, but the PCB models need to be adjusted for later use in post-layout simulation. TX active validation is feasible, but RX active validation is not, because measurements at the decision point are not possible.

Zilwan's experience shows that many models fail certification for various reasons such as syntax errors, run time errors, simulated DC levels that don't match measured DC levels, idealized analog models, etc.

SIGNING IBIS MODEL AGAINST DDR4 SPEC

Tushar Malik and Taranjit Kukal (Cadence Design Systems, India)

[Presented by Thunder Lay (Cadence Design Systems, Taiwan)]

Thunder Lay noted that one should certify controller IBIS models before performing system simulations. If the models do not adhere to the JEDEC DDR4 standard, a designer may wrongly associate performance issues with interconnect elements. DDR4 compliance checks can include output impedance, single-ended slew rate, differential slew rate and pulse width. A methodology was shown for testing a model against these compliance checks. Thunder concluded that IBIS verification against JEDEC requirements can help in quickly verifying PHY netlists for compliance and ensuring that IBIS models have been correctly made with proper netlist settings.

CORNER CONSIDERATIONS

Bob Ross (Teraspeed Labs, USA)

[Presented by Anders Ekholm (Ericsson, Sweden)]

Anders Ekholm stated that corners mean the assignment of typ, min or max entries in IBIS models. Different areas of IBIS have different corner definitions. Anders reviewed the selection of corners for [Model]s, [External Model]s, [External Circuit]s, [Package]s and IBIS-AMI models. He noted that IBIS contains several methods to describe corners and to assign and pass parameters. Model makers should minimize parameter passing with corners because of different possible interpretations. EDA tools should be capable of mixing or matching typ, min and max conditions. He also described how L and C corner values derived from Td and Zo corners can give different “effective” ranges than desired.

BEST PRACTICES FOR HIGH-SPEED SERIAL LINK SIMULATION

Minggang Hou (ANSYS, China)

[Presented by Jack Wu (ANSYS, Taiwan)]

Jack Wu presented methods for improving accuracy of serial link simulations. He began by showing how to determine the maximum bandwidth needed in a channel model based on the rise time of the signals into the model. He then emphasized the need for enough low frequency data points in a channel S-parameter model and described how to determine the minimum frequency step needed in the S-parameter model. Jack then described passivity and causality issues with S-parameters. He concluded by saying that S-parameter data integrity is key for good signal integrity simulations.

CONCLUDING ITEMS

Michael Mirmak thanked the co-sponsors, presenters and attendees for their participation and support. The meeting adjourned at 4:30 PM.

NEXT MEETING

The Asian IBIS Summit in Yokohama will be held November 20, 2014. No teleconferences will be available for the Summit meetings. The next IBIS Open Forum teleconference meeting will be held December 5, 2014.

NOTES

IBIS CHAIR: Michael Mirmak (916) 356-4261, Fax (916) 377-3788

michael.mirmak@intel.com

Data Center Platform Applications Engineering

Intel Corporation

FM5-239

1900 Prairie City Rd.,

Folsom, CA 95630

VICE CHAIR: Lance Wang (978) 633-3388

lwang@iometh.com

President/CEO, IO Methodology, Inc.

PO Box 2099

Acton, MA 01720

SECRETARY: Randy Wolff (208) 363-1764, Fax: (208) 368-3475

rrwolff@micron.com

Principal Engineer, Silicon SI Group Lead, Micron Technology, Inc.
8000 S. Federal Way
Mail Stop: 01-711
Boise, ID 83707-0006

LIBRARIAN: Anders Ekholm (46) 10 714 27 58, Fax: (46) 8 757 23 40

ibis-librarian@eda.org

Digital Modules Design, PDU Base Stations, Ericsson AB
BU Network
Färögatan 6
164 80 Stockholm, Sweden

WEBMASTER: Mike LaBonte

mikelabonte@eda.org

IBIS-AMI Modeling Specialist, Signal Integrity Software
6 Clock Tower Place
Maynard, MA 01754

POSTMASTER: Mike LaBonte

mikelabonte@eda.org

IBIS-AMI Modeling Specialist, Signal Integrity Software
6 Clock Tower Place
Maynard, MA 01754

This meeting was conducted in accordance with ANSI guidance.

The following e-mail addresses are used:

majordomo@eda.org

In the body, for the IBIS Open Forum Reflector:
subscribe ibis <your e-mail address>

In the body, for the IBIS Users' Group Reflector:
subscribe ibis-users <your e-mail address>

Help and other commands:
help

ibis-request@eda.org

To join, change, or drop from either or both:
IBIS Open Forum Reflector (ibis@eda.org)
IBIS Users' Group Reflector (ibis-users@eda.org)

State your request.

ibis-info@eda.org

To obtain general information about IBIS, to ask specific questions for individual response, and to inquire about joining the IBIS Open Forum as a full Member.

ibis@eda.org

To send a message to the general IBIS Open Forum Reflector. This is used mostly for IBIS Standardization business and future IBIS technical enhancements. Job posting information is not permitted.

ibis-users@eda.org

To send a message to the IBIS Users' Group Reflector. This is used mostly for IBIS clarification, current modeling issues, and general user concerns. Job posting information is not permitted.

ibis-bug@eda.org

To report ibischk parser BUGs as well as tschk2 parser BUGs. The BUG Report Form for ibischk resides along with reported BUGs at:

<http://www.eda.org/ibis/bugs/ibischk/>

<http://www.eda.org/ibis/bugs/ibischk/bugform.txt>

The BUG Report Form for tschk2 resides along with reported BUGs at:

http://www.eda.org/ibis/tschk_bugs/

http://www.eda.org/ibis/tschk_bugs/bugform.txt

icm-bug@eda.org

To report icmchk1 parser BUGs. The BUG Report Form resides along with reported BUGs at:

http://www.eda.org/ibis/icm_bugs/

http://www.eda.org/ibis/icm_bugs/icm_bugform.txt

To report s2ibis, s2ibis2 and s2iplt bugs, use the Bug Report Forms which reside at:

<http://www.eda.org/ibis/bugs/s2ibis/bugs2i.txt>

<http://www.eda.org/ibis/bugs/s2ibis2/bugs2i2.txt>

<http://www.eda.org/ibis/bugs/s2iplt/bugspl.txt>

Information on IBIS technical contents, IBIS participants and actual IBIS models are available on the IBIS Home page:

<http://www.eda.org/ibis>

Check the IBIS file directory on eda.org for more information on previous discussions and

results:

<http://www.eda.org/ibis/directory.html>

Other trademarks, brands and names are the property of their respective owners.

IBIS – SAE STANDARDS BALLOT VOTING STATUS

Organization	Interest Category	Standards Ballot Voting Status	October 3, 2014	October 24, 2014	November 14, 2014	November 17, 2014
Altera	Producer	Inactive	-	X	-	-
ANSYS	User	Active	-	-	X	X
Applied Simulation Technology	User	Inactive	-	-	-	-
Cadence Design Systems	User	Active	X	X	X	X
Ericsson	Producer	Active	-	-	X	X
Huawei Technologies	Producer	Inactive	-	-	X	-
Infineon Technologies AG	Producer	Inactive	-	-	-	-
Intel Corp.	Producer	Inactive	X	-	-	X
IO Methodology	User	Active	X	X	-	X
Keysight Technologies (Agilent)	User	Active	X	X	X	-
LSI (Avago)	Producer	Inactive	-	-	-	-
Maxim Integrated Products	Producer	Inactive	-	-	-	-
Mentor Graphics	User	Active	X	X	X	-
Micron Technology	Producer	Inactive	X	X	-	-
Qualcomm	Producer	Inactive	-	-	-	-
Signal Integrity Software	User	Inactive	X	X	-	-
Synopsys	User	Active	X	X	X	-
Teraspeed Labs	General Interest	Inactive	X	X	-	-
Toshiba	Producer	Inactive	X	-	-	-
Xilinx	Producer	Inactive	-	-	-	-
ZTE	User	Inactive	-	-	X	-
Zuken	User	Inactive	-	-	-	-

I/O Buffer Information Specification Committee (IBIS)

CRITERIA FOR MEMBER IN GOOD STANDING:

- MUST ATTEND TWO CONSECUTIVE MEETINGS TO ESTABLISH VOTING MEMBERSHIP
- MEMBERSHIP DUES CURRENT
- MUST NOT MISS TWO CONSECUTIVE MEETINGS

INTEREST CATEGORIES ASSOCIATED WITH SAE BALLOT VOTING ARE:

- USERS - MEMBERS THAT UTILIZE ELECTRONIC EQUIPMENT TO PROVIDE SERVICES TO AN END USER.
- PRODUCERS - MEMBERS THAT SUPPLY ELECTRONIC EQUIPMENT.
- GENERAL INTEREST - MEMBERS ARE NEITHER PRODUCERS NOR USERS. THIS CATEGORY INCLUDES, BUT IS NOT LIMITED TO, GOVERNMENT, REGULATORY AGENCIES (STATE AND FEDERAL), RESEARCHERS, OTHER ORGANIZATIONS AND ASSOCIATIONS, AND/OR CONSUMERS.