



Figure 7: Example of an [External Model] I/O buffer using SPICE, Verilog-A(MS) or VHDL-A(MS)