Asian IBIS Summit (TOKYO)

第8回JEITA IBISセミナー

2019 11 8 €

®秋葉原UDX 同日開催

東京都千代田区外神田4丁目14-1 秋葉原UDX 4F NEXT1 http://udx.jp/access/

第8回 JEITA/IBISセミナー 10:00 スタート [9:30受付開始]

テーマ IBIS What's New!! (IBIS Ver5.0~Ver7.0の最新情報)

高精度な回路解析を実現するための受動部品の SPICEモデル 株式会社 村田製作所様

Asian IBIS Summit (TOKYO) 13:00 スタート

IBISモデルに関する開発状況、 今後の展望・課題、事例紹介等

●お申し込み方法および詳細はJEITA ECセンターのホームページ/イベント案内をご覧ください。 http://ec.jeita.or.jp/jp/modules/eguide/event.php?eid=41





一般社団法人 電子情報技術産業協会 ECセンター Japan Electronics and Information Technology Industries Association EC Center

TABLE OF CONTENTS AND ORDER OF THE PRESENTATIONS

(The actual agenda might be modified)

	IBIS SUMMIT MEETING AGENDA
13:00	SIGN IN
	TABLE OF CONTENTS AND ORDER OF THE PRESENTATIONS
13:05	MEETING WELCOMES
13:08	2019 Asian IBIS Summit (TOKYO) Meeting Welcomes
13:08 13:08	Introduction of JEITA EC Center (for reference)
13:15	IBIS Chair's Report
13:30	Expectations for the New Package Model Specification of 31 IBIS 7.0 Masaki KIRINAKA, Akiko TASUKADA (Fujitsu Interconnect Technologies Limited, Japan) [Presented by Masaki KIRINAKA (Fujitsu Interconnect Technologies Limited, Japan]]
14:00	The On Die Decap Modeling Proposal (BIRD198)
14:35	IBIS File Format Links
15:00	BREAK - Reconvene at 15:20

TABLE OF CONTENTS AND ORDER OF THE PRESENTATIONS (CONTINUED)

How to Obtain Buffer Impedance from IBIS	67
A Potential Application of IBIS Models to CISPR25 Based EMI Analysis of DCDC Converter Kazuyuki SAKATA*, Koji ICHIKAWA**, Miyoko GOTO***, Toshiki KANAMOTO**** [Renesas Electronics Corporation*, DENSO CORP.**, Ricoh Corp***, Hirosaki University****; Japan) [Presented by Kazuyuki SAKATA (Renesas Electronics Corporation, Japan)]	76
IBIS-AMI & COM Co-design for 25G Serdes	90
CONCLUDING ITEMS	
END OF SUMMIT	
	Lance WANG (Zuken, USA) A Potential Application of IBIS Models to CISPR25 Based

WELCOME FROM RANDY WOLFF, IBIS OPEN FORUM

Ladies and Gentlemen,

As chair of the IBIS Open Forum it is my pleasure to welcome you to the 2019 Asian IBIS Summit in Tokyo and to thank you for your presentations and participation. This is our 14th Summit with Japan Electronics and Information Technology Industries Association (JEITA) since 2006. We are grateful to our sponsors JEITA, IBIS Open Forum, ANSYS, Apollo Giken Co., Keysight Technologies, Ricoh, Toshiba Corporation, and Zuken, for making this event possible.

Since 1993, IBIS has provided the digital electronics industry with specifications to make signal, timing, and power integrity analyses much easier and faster. With the introduction of IBIS-AMI in 2008, the IBIS community generated new energy for high speed electronic design. IBIS is now known by engineers worldwide and is a required technology for many applications. IBIS Version 7.0 was released in 2019, adding enhancements for IBIS-AMI and supporting advanced interconnect modeling.

Support for IBIS in Asia has been strong, and the IBIS Open Forum looks forward to continued innovation and contributions from technology companies in Asia.

Thank you!

Randy Wolff

Micron Technology

Chair, IBIS Open Forum

Pull U. Will

IBIS オープンフォーラムの RANDY WOLFF よりご挨拶

各位

IBIS オープンフォーラムの議長として、東京で開催される 2019 Asian IBIS Summit へのご講演ならびにご出席を歓迎するとともに御礼申し上げます。2006 年以来、日本電子情報技術産業協(JEITA)にご後援頂きながら、14 回目のサミットを開催する事が出来ました。JEITA をはじめ、アンシス・ジャパン、アポロ技研、キーサイト・テクノロジー、リコー、東芝、図研のご協力によって、このサミットが開催出来る事に感謝致します。

1993年以来、IBIS はデジタルエレクトロニクス業界に信号生成、タイミング、およびパワーインテグリティの解析をより簡単かつ迅速にする為の仕様を提供してきました。2008年の IBIS-AMI の導入により IBIS は高速デジタル伝送の設計に新しいエネルギーを生み出しました。IBIS は現在、世界中のエンジニアに知られており、多くのアプリケーションに必要な技術です。 2019年にリリースされた IBIS バージョン 7.0 では IBIS-AMI の機能を拡張したと共に、高度なインターコネクトモデリングにも対応しました。

アジアでは IBIS に対し強力な支援を頂いております。IBIS オープンフォーラムではアジアの テクノロジー企業からの継続的な革新と貢献を期待しています。 ありがとうございます。

Randy Wolff

マイクロン・テクノロジー

IBIS オープンフォーラム 議長

Shutt U. Will

WELCOME FROM JEITA/EC CENTER IBIS SPECIALITY COMMITTEE

Ladies and Gentlemen.

Thank you for joining us at the Asian IBIS Summit (TOKYO) again this year.

Since the establishment of the EDA Standard WG in 2004, and then the IBIS Promoting WG, we are today the EDA Model Specialty Committee. We are very happy to have supported the holding of the Summit by the IBIS Open Forum in Japan for 14 editions.

The EDA Model Specialty Committee works under the JEITA/EC Center for the purpose of improving utilization technologies for the EDA Model, including the IBIS Model, and promoting their distribution. These models and their specifications will be continually revised with the advent of new technologies and will also become more and more complex. Considering this situation, we will work to continue broadly providing information to all users of the EDA Model.

The Summit offers a platform to present information on new IBIS specifications. It is also a platform to discuss and exchange views with the IBIS Open Forum. I hope everyone here today will make the most of this opportunity.

Finally, we are putting out a broad invitation to anyone who is interested in working together with us on committee activities of the EDA Model Specialty Committee. If you are interested in joining the committee, please contact us. We hope to hear from you.

November 8, 2019

JEITA/EC Center

EDA Model Specialty Committee

JEITA/EC センター EDA モデル専門委員会よりご挨拶

各位

今年も Asian IBIS Summit (TOKYO)にご参加頂き、誠にありがとうございます。私共は 2004 年の EDA 標準 WG 発足以降、IBIS 標準 WG を経て現在の EDA モデル専門委員会に至りますが、これまで 14 回に渡って、IBIS Open Forum による日本でのサミットの開催に協力出来た事を大変嬉しく思います。

EDA モデル専門委員会は IBIS モデルを中心とした EDA モデルの活用技術の向上と流通の促進を目的に JEITA/EC センターの下で活動しておりますが、これらのモデルは新しい技術の登場に伴い、その仕様が次々と改訂され、複雑化の一途をたどっている側面もあります。この状況を踏まえ、EDA モデルを使用される皆様に向けて今後も幅広く情報を発信してゆきたいと考えております。

サミットは新しい IBIS の仕様の情報発信の場であると共に、IBIS Open Forum とディスカッション・意見交換が出来る場でもあります。今回ご参加頂きました皆様にはぜひこの機会をご活用頂けますと幸いです。

最後に、EDA モデル専門委員会ではご一緒に委員会活動をして頂ける方を広く募集しております。 委員会への参加にご興味をお持ちの方は、ぜひお問い合わせ下さい。

2019 年 11 月 8 日 JEITA/EC センター EDA モデル専門委員会



2019 Asian IBIS Summit (TOKYO) MEETING WELCOMES

November 8, 2019

Satoshi Nakamizo

mailto:edamodel@keysight.com EDA Model Specialty Committee EC Center / JEITA

中溝 哲士

mailto:edamodel@keysight.com EDAモデル専門委員会 ECセンター / JEITA



1 All Rights Reserved, Copyright © 2019 JEITA

About JEITA EDA Model Specialty Committee (EDAモデル専門委員会について)

- EDA Model Specialty Committee started in May 2017. (2017年5月からEDAモデル専門委員会として発足しました。)
- We work under the JEITA/EC Center for the purpose of improving utilization technologies for the EDA Model, including the IBIS Model, and promoting their distribution.

(IBISモデルを中心としたEDAモデルの活用技術の向上と、流通の促進を目的にJEITA/ECセンターの下で活動しています。)



2 All Rights Reserved, Copyright © 2019 JEITA

Current status of the EDA models and our objective (EDAモデルの現状と委員会の活動目標)

- EDA models and their specifications will be continually revised with the advent of new technologies and will also become more and more complex. (EDAモデルは新しい技術の登場に伴い、その仕様が次々と改訂され、複雑化の一途をたどっている側面があります。)
- Considering this situation, we will work to continue broadly providing information to all users of the EDA Model.
 (この状況を踏まえ、EDAモデルのユーザに向けて今後も幅広く情報を発信してゆきたいと考えています。)

Device Vendor

IBIS 3.2?

SI/PI?

IBIS-AMI?

IBIS 6.0?

ISSO?

3 All Rights Reserved, Copyright © 2019 JEITA

ECALGA

About Asian IBIS Summit (Asian IBIS Summitについて)

- The Summit offers a platform to present information on new IBIS specifications.
 It is also a platform to discuss and exchange views with the IBIS Open Forum.
 (サミットは新しいIBISの仕様の情報発信の場であると共に、
 IBIS Open Forumとディスカッション・意見交換が出来る場でもあります。)
- We hope everyone here today will make the most of this opportunity.
 (ぜひ、この機会を活用して下さい。)



2019 Asian IBIS Summit (JAPAN) Sponsors















4 All Rights Reserved, Copyright © 2019 JEITA

END



<u>E</u>lectronic <u>C</u>ommerce <u>AL</u>liance for <u>G</u>lobal business <u>A</u>ctivity

5 All Rights Reserved, Copyright © 2019 JEITA

Introduction of JEITA EC Center

Presented by Satoshi Nakamizo, Keysight Technologies Asian IBIS Summit, Tokyo Japan November 8, 2019

Japan Electronics and Information Technology Industries Association EC Center Steering Committee

All Rights Reserved, Copyright © 2019 JEITA

ECALGA

About JEITA Overview of JEITA (1/2)

What is JEITA?

The objective of the Japan Electronics and Information Technology Industries Association (JEITA) is to promote the healthy manufacturing, international trade and consumption of electronics products and components in order to contribute to the overall development of the electronics and information technology (IT) industries, and thereby further Japan's economic development and cultural prosperity.

The world is now connected via the Internet, and electronics technologies and IT have become widespread everywhere. With the evolution of electronics and progress of IT, technologies in information, communications, imaging and audio are converging to create new systems and products, which are bringing enormous changes that go beyond conventional frameworks, not only in our economic society, but also in our lives and culture.

JEITA's mission is to foster a digital network society for the 21st century, in which IT advancement brings fulfillment and a higher quality of life to everyone.

The Association is also actively promoting environmental preservation countermeasures, including those to combat global warming.

About JEITA (https://www.jeita.or.jp/english/about/what/index.htm)

2 All Rights Reserved, Copyright © 2019 JEITA

1. About JEITA

1-1. Overview of JEITA (2/2)

What is EC Center?

The JEITA/EC Center standardizes terms, and the types of information relating to trading, and maintains controls to make it possible electronically to exchange between companies, and to reuse trading information and technical information regarding electronic devices, and semiconductor and electronic components. Also, JEITA and the EC Center are involved in the following that relate to the popularization and promotion of electronic commercial trading.

Overview of Work

- 1. Study and embody strategic EC issues for the IT and electronics industries
- 2. Expand and maintain standards for EC-related information
- Study and expand practical EC applications
- Implement information exchanges with domestic and international organizations and associations; international collaboration and survey research

ECALGA

The name of the enterprise for attaining those goals, and the name of the standard are either ECALGA, or the ECALGA enterprise.

3 All Rights Reserved, Copyright © 2019 JEITA


ECALGA


About JEITA JEITA member Company


- JEITA member companies:
 - Total 382 (Full member 337, Associate member 45) as of Oct 23, 2019


*JEITA members (https://www.jeita.or.jp/cgi-bin/member/list.cgi?l=en&k=0)

All Rights Reserved, Copyright © 2019 JEITA









2. Introduction of JEITA EC Center Activity

2-2. Cooperating with International standardization organization

• JEITA liaises with international standards bodies and cooperates in establishing international standards.







- IEC
 - IEC61360-4(CDD: Common Data Dictionary) and ECALS dictionary content supply
- eCl@ss
 - For cooperation on the d-m@p PJ (a mapping project for IEC and eCl@ss dictionaries)
- EDIFICE
 - Review and inspection of Electronic Component Package label international standards (IEC 62090)

9 All Rights Reserved, Copyright © 2019 JEITA

ECALGA

2. Introduction of JEITA EC Center Activity2-3. Research and analysis of next generation B2B integration

 Regularly implement surveys on advanced IoT examples and advanced effort examples, to spot the first shoots for the next standardization with coordination between companies.

#	Themes	Survey description
1	FY 2015 technological and industry trends	Survey of global (Germany, USA, China, Japan) IoT trends and technology trends within industries
2	Blockchain technology	Survey blockchain technology, explore use in coordination between companies
3	Industry 4.0 and IoT examples	Survey examples of individual companies in Industry 4.0 and the IoT, centering on the automobile industry
4	FY 2018 technological and industry trends	Update of #1 FY 2015 Technological and Industry Trend Survey

10 All Rights Reserved, Copyright © 2019 JEITA



JEITA ECセンター紹介

Presented by Satoshi Nakamizo, Keysight Technologies Asian IBIS Summit, Tokyo Japan

2019年11月8日

Japan Electronics and Information Technology Industries Association ECセンター企画部会

All Rights Reserved, Copyright © 2019 JEITA

ECALGA

1. JEITAについて 1-1. JEITA概要 (1/2)

JEITAとは?

JEITAは、電子機器、電子部品の健全な生産、貿易及び消費の増進を図ることにより、電子情報技術産業の総合的な発展に資し、わが国経済の発展と文化の興隆に寄与することを目的とした業界団体です。

現在、世界中がインターネットを介して接続されており、エレクトロニクス技術及びITはあらゆるところに普及しています。エレクトロニクスの進化とITの進歩に伴い、情報・通信・映像・音声の技術が融合し、新たなシステムや製品が生み出され、経済社会だけでなく、我々の生活や文化にまで、従来の枠組みを超えて大きな変化をもたらしています。

JEITAのミッションは、ITの進歩によってあらゆる人々に充実した生活がもたらされる21世紀のデジタルネットワーク社会を育成することです。また、当協会は、地球温暖化対策など、環境保全対策も積極的に推進しています。

About JEITA (https://www.jeita.or.jp/english/about/what/index.htm)

2 All Rights Reserved, Copyright © 2019 JEITA

1. JEITAについて 1-1. JEITA概要 (2/2)

JEITA ECセンターは、電子機器および半導体・電子部品等の商取引情報および技術情報を企業間で電子交換・再活用が可能となるよう、用語・取引に係わる情報の種類・形式を標準化し維持管理を行っています。また、その他電子商取引の普及・促進に関する以下の事業を行っています。

事業内容

- 1.IT・エレクトロニクス業界におけるEC戦略課題の検討および具体化
- 2.EC関係情報に関する標準の拡充と維持
- 3.EC実用化の検討並びに推進
- 4. 国内外関係機関および団体との情報交流、国際協調および調査研究

FCAL GA

以上の目的を達成するための事業の総称および標準の総称をECALGAまたはECALGA事業と称します。

3 All Rights Reserved, Copyright © 2019 JEITA


ECALGA


1. JEITAについて 1-2. JEITA会員企業


- JEITA会員企業:
 - 合計 382 (正会員 337, 賛助会員 45) 2019年10月23日時点


*会員一覧 (https://www.jeita.or.jp/cgi-bin/member/list.cgi)

4 All Rights Reserved, Copyright © 2019 JEITA









2. JEITA ECセンター活動紹介 2-2. 国際標準化団体との連携

• JEITAは国際標準化団体と連携し、国際標準の策定に協力。







- IFC
 - IEC61360-4(CDD: Common Data Dictionary)とECALS辞書コンテンツ提供
- ലവിതദേ
 - d-m@p PJ(IECとeCl@ssの辞書マッピングプロジェクト)への協力
- EDIFICE
 - Electronic Component Package label国際標準(IEC 62090)の見直し検討

9 All Rights Reserved, Copyright © 2019 JEITA

ECALGA

2. JEITA ECセンター活動紹介 2-3. 次世代企業間連携の調査・検討

・企業間連携の次の標準化の芽を見極めるため、IoT先進事例や先進的な取組 事例の調査を定期的に実施。

#	テ ─マ	調査内容
1	2015年度テクノロジー・業界 トレンド	グローバル(ドイツ・米国・中国・日本)のIoT動向や各 業界の技術動向の調査
2	Blockchain技術	Blockchain技術の調査及び活用の企業間連携における活用検討
3	Industri4.0·IoT事例	自動車業界を中心にIndustrie4.0・IoTの個社事例を調査
4	2018年度テクノロジー・業界 トレンド	『#1. 2015年度テクノロジー・業界トレンド調査』のアップデート

10 All Rights Reserved, Copyright © 2019 JEITA



IBIS Chair's Report




http://www.ibis.org/

Randy Wolff Micron Technology Chair, IBIS Open Forum

2019 Asian IBIS Summits Tokyo, Japan November 8, 2019

2019 Asian IBIS Summits - IBIS Chair's Report



Organization

IBIS Officers 2019-2020

Chair: Randy Wolff, Micron Technology

Vice-Chair: Lance Wang, Zuken USA

Secretary: Curtis Clark, ANSYS

Treasurer: Bob Ross, Teraspeed Labs
Librarian: Anders Ekholm, Ericsson

Postmaster: Mike LaBonte, SiSoft (MathWorks)

Webmaster: Steve Parker, GlobalFoundries

2019 Asian IBIS Summits - IBIS Chair's Report

Organization

IBIS Meetings



- Quality Task Group (Tuesdays)
- Advanced Technology Modeling Task Group (Tuesdays)
- Interconnect Task Group (Wednesdays)
- Editorial Task Group (some Fridays)
- IBIS Open Forum teleconference every 3 weeks
 - 502 meetings so far
- IBIS Summit meetings: DesignCon, IEEE SPI, Shanghai, Taipei, Tokyo

2019 Asian IBIS Summits - IBIS Chair's Report

Organization

SAE ITC

- SAE Industry Technologies Consortia is the parent organization of the IBIS Open Forum
- IBIS is assisted by SAE employees José Godoy, Phyllis Gross, Laurie Strom
- SAE ITC provides financial, legal, and other services
- http://www.sae-itc.org/



2019 Asian IBIS Summits - IBIS Chair's Report

5

Organization

Task Groups

- Interconnect Task Group
 - Chair: Michael Mirmak, Intel
 - http://ibis.org/interconn-wip/
 - Develop on-die/package/module/connector interconnect modeling BIRDs
- Advanced Technology Modeling Task Group
 - Chair: Arpad Muranyi, Mentor, A Siemens Business
 - http://ibis.org/atm_wip/
 - Develop most other technical BIRDs
- Quality Task Group
 - Chair: Mike LaBonte, SiSoft (MathWorks)
 - http://ibis.org/quality_wip/
 - Oversee IBISCHK parser testing and development
- Editorial Task Group
 - Chair: Michael Mirmak, Intel
 - http://ibis.org/editorial_wip/
 - Produce IBIS Specification documents

BIRD = Buffer Issue Resolution Document

2019 Asian IBIS Summits - IBIS Chair's Report

Specification Development

IBIS Milestones

I/O Buffer Information Specification


• 1993-1994 IBIS 1.0-2.1:

- Behavioral buffer model (fast simulation)
- Component pin map (easy EDA import)
- 1997-1999 IBIS 3.0-3.2:
 - Package models
 - Electrical Board Description (EBD)
- Dynamic buffers
- 2002-2006 IBIS 4.0-4.2:
 - Receiver models
 - AMS languages
- 2007-2012 **IBIS 5.0-5.1**:
 - IBIS-AMI SerDes models
 - Power aware
- 2013-2015 IBIS 6.0-6.1:
 - PAM4 multi-level signaling
 - Power delivery package models
- 2019 IBIS 7.0:
 - Back-channel support
 - Interconnect modeling using IBIS-ISS and Touchstone

Other Work

- 1995: ANSI/EIA-656
 - IBIS 2.1
- 1999: ANSI/EIA-656-A
 - IBIS 3.2
- 2001: IEC 62014-1
 - IBIS 3.2
- 2003: ICM 1.0
 - Interconnect Model Specification
- 2006: ANSI/EIA-656-B
 - IBIS 4.2
- 2009: Touchstone 2.0
- 2011: IBIS-ISS 1.0
 - Interconnect SPICE Subcircuit specification

2019 Asian IBIS Summits - IBIS Chair's Report



Specification Development

IBISCHK7 Version 7.0.0

- Executables available at www.ibis.org/ibischk7/
 - Interconnect Model syntax
 - Subdirectory references
 - Bus label definitions
 - Etc.
- Contact <u>treasurer@ibis.org</u> for Source Code License purchase (\$3,000)

2019 Asian IBIS Summits - IBIS Chair's Report

0

Beyond IBIS 7.0

- Currently 5 BIRDs in discussion
 - 2 about redriver flow (BIRD166.4, BIRD190)
 - 1 editorial (BIRD181.1)
 - 1 to support single-ended IBIS-AMI (BIRD197.4)
 - 1 for on-die PDN modeling (BIRD198)
- EBD update supporting IBIS-ISS and Touchstone
 - Improved module and multi-chip package modeling
- BIRD200 approved: C_comp model supporting IBIS-ISS and Touchstone
- BIRD195.1 approved: [Rgnd] and [Rpower] for IBIS-AMI Input models
- What other new ideas do you have for IBIS?

2019 Asian IBIS Summits - IBIS Chair's Report

What Else Could IBIS Be Used For?


- IBIS is nominally about I/O buffers, used to:
 - Solve signal quality problems like loss, inter-symbol interference (ISI) and crosstalk
 - Generate waveforms used in timing analysis
- But engineers also:
 - Insure proper timing between pins
 - Insure sufficient power distribution
 - Include optical links in analyses
 - Analyze channel operating margin (COM), forward error correction (FEC), etc.
 - Comply with any other new requirements posed by JEDEC, etc.
- What other data might IBIS formats convey?

2019 Asian IBIS Summits - IBIS Chair's Report

11

New Directions for IBIS?

- IBIS VRM models
- IBIS chip power models
- IBIS timing models
- IBIS waveform analysis language
- Data probability distributions (or at least more than 3 corners)
- IBIS-ISS [Test Load], external [Test Data]
- Optical Model_type(s) for Vertical Cavity Surface Emitting Laser (VCSEL), etc.






2019 Asian IBIS Summits - IBIS Chair's Report

Submitting Your Idea – BIRD Process

- BIRD Buffer Issue Resolution Document
 - Official method for submitting a proposed change to the IBIS specification
- BIRD Template found on IBIS website
 - Standardized method to describe your idea
- Submit BIRD to chair@ibis.org
- · BIRDs discussed in Open Forum meetings
 - Eventual vote by members for approval
- Idea not ready for an official BIRD?
 - Join an IBIS Task Group meeting for technical discussion

2019 Asian IBIS Summits - IBIS Chair's Report



BIRD Template Link on the BIRD Webpage

Buffer Issue Resolution Documents (BIRD)

To submit a BIRD to the IBIS Open Forum, please use the BIRD Template, Rev. 1.3.

ID#	Issue Title	Requester	Date Submitted	Date Accepted	Supporting Version
200	C_comp Model Using IBIS-ISS or Touchstone	Randy Wolff, Micron Technology, Inc. Walter Katz, Signal Integrity Software, Inc.	July 9, 2019	September 27, 2019	
199	Fix Rx_Receiver_Sensitivity, Inconsistencies	Arpad Muranyi, Mentor a Siemens Business	March 19, 2019	June 7, 2019	
198	(Power Distribution Network) Modeling	Kazuki Murtta; Ricoh Co, Ltd.; Miyoko Goto; Ricoh Co, Ltd.; Kazuyuki Sakata; Renesas Electronics Corporation; Kazunori Yamada; Renesas Electronics Corporation; Kouji Ichikawa; Denso Corporation; Asushi Tomishima; Toshiba Electronic Devices & Storage Corporation; Takashi Hasegawa; Sony LSI Desiga Inc;, Koichi Seko, Pamasonic Industrial Devices Systems and Technology Co, Ltd.; Toshiki Kanamoto, Hirosski University Megumi Ono; Socionext Inc.	March 11, 2019		
	New AMI Reserved Parameters DC_Offset and NRZ_Threshold		November 27, 2018, December 4, 2018, January 15, 2019, June 25, 2019, July 23, 2019		
196.1	Prohibit Periods at the End of File Names	Arpad Muranyi, Mentor Graphics, A Siemens Business	September 25, 2018, October 12, 2018	October 12, 2018	7.0
	Enabling [Rgnd] and [Rpower] Keywords for Input Models		June 19, 2018, June 29, 2018	August 31, 2018	

2019 Asian IBIS Summits - IBIS Chair's Report

15

[Thank You]



IBIS Open Forum:

Web: http://www.ibis.org
Email: ibis-info@freelists.org

We welcome participation by all IBIS model makers, EDA tool vendors, IBIS model users, and interested parties.

2019 Asian IBIS Summits - IBIS Chair's Report



Agenda



- Introduction
- □ IBIS 7.0 INTERCONNECT MODELING Outline
- Expectations for IBIS7.0 INTERCONNECT MODELING
- Post-layout simulator issues when using the IBIS 7.0 INTERCONNECT MODEL
- Summary

Copyright 2019 FUJITSU INTERCONNECT TECHNOLOGIES LIMITED

Introduction





- ☐ In March this year, a new interconnect modeling specification was released in IBIS 7.0.
- ☐ Therefore, this time, we predicted the superiority of this specification in SI analysis and PI analysis by comparing with the conventional model.
- It also describes the predicted post-layout simulator issues when using the IBIS 7.0 INTERCONNECT MODEL.


IBIS (I/O Buffer Information Specification) Version 7.0 Entitled Metal 15, 2010


© IBIS Open Forum 20

Copyright 2019 FUJITSU INTERCONNECT TECHNOLOGIES LIMITED














Expectations for IBIS7.0 INTERCONNECT MODELING


- Get a more accurate simulation waveform
- Package Crosstalk modeling
- Package PDN modeling


Copyright 2019 FUJITSU INTERCONNECT TECHNOLOGIES LIMITED
















Post-layout simulator issues when using the IBIS7.0 INTERCONNECT MODEL

- Post-layout simulator issues
- Support for Local GND reference waveform output
- Support for Touchstone Version 2.0
- Support for S-element with N reference nodes

15

Copyright 2019 FUJITSU INTERCONNECT TECHNOLOGIES LIMITED


Post-layout simulator issues





- ☐ The post-layout simulator verifies a large number of nets in a short time. Therefore, the power and GND nets are treated as an ideal, and the transmission waveform viewed from the ideal GND (node 0 in Spice) is output.
- □ However, since the IBIS 7.0 INTERCONNECT MODEL includes a high-accuracy Package PDN model, SI simulation considering PI (power-aware simulation) is possible.
- ☐ Therefore, the functions required for the simulator in the post-layout simulation using the IBIS 7.0 INTERCONNECT MODEL are described below.


16


Copyright 2019 FUJITSU INTERCONNECT TECHNOLOGIES LIMITED














Summary



- Highly accurate simulation results are expected by the package model based on the IBIS 7.0 INTERCONNECT MODEL.
- □ The IBIS 7.0 package model can be applied to power-aware simulation. Therefore, the post-layout simulator must also support power-aware simulation.

2

Copyright 2019 FUJITSU INTERCONNECT TECHNOLOGIES LIMITED

References



- "IBIS (I/O Buffer Information Specification) Version 7.0", IBIS Open Forum March 15, 2019 https://ibis.org/ver7.0/ver7_0.pdf
- □ "Touchstone® File Format Specification Version 2.0", IBIS Open Forum April 24, 2009 https://ibis.org/touchstone_ver2_0.pdf
- "IBIS Interconnect SPICE Subcircuit (IBIS-ISS) Specification Version 1.0", IBIS Open Forum October 7, 2011 https://ibis.org/ibis-iss-ver1.0/ibis-iss-ver1-0.pdf

24

Copyright 2019 FUJITSU INTERCONNECT TECHNOLOGIES LIMITED



Asian IBIS Summit Tokyo, JAPAN November 8th, 2019

The On Die Decap modeling proposal (BIRD198)

JEITA

Semiconductor & System design technical committee Semiconductor design technology subcommittee

Presenter : Megumi Ono (Socionext Inc).

Co-Author: Atsushi Tomishima (Toshiba Electronic Devices & Storage Corporation)



Copyright© JEITA SD-TC All Rights Reserved 2019

Page1

Agenda

- Background
- Proposal for On die De-cap model
- Feedback and updating
- Conclusion



Copyright© JEITA SD-TC All Rights Reserved 2019

Agenda

- **■** Background
- Proposal for On die De-cap model
- Feedback and updating
- Conclusion




Copyright© JEITA SD-TC All Rights Reserved 2019

age3

Chip PDN characteristic

- Chip PDN characteristic
 - On die Resistance affects IR-Drop and Q factor
 - On die De-cap affects High frequency power-supply noise


Many papers reported in IBIS Summit describe importance of On die De-cap, because it is one of the few solution that reduce high frequency power-supply noise




LPB

Copyright© JEITA SD-TC All Rights Reserved 2019

A Survey of On die De-cap model ■ However, board and system designers can hardly obtain On die De-cap model A Survey by JEITA LPB-SC MDL-WG @LPB developers workshop 2017.9.2 Q1. to All Respondents "Can you obtain information about Chip PDN?" Answer Guideline On die De-cap PKG PDN Target Z LSI documents model model designer Q2. to LSI designer "What are you concerned about when you offer PDN model" Answer "Which model format is suitable for our customer?" Copyright© JEITA SD-TC All Rights Reserved 2019








Agenda

- Background
- Proposal for On die De-cap model
- Feedback and updating
- Conclusion









Agenda

- Background
- Proposal for On die De-cap model
- Feedback and updating
- Conclusion

LPB

Copyright© JEITA SD-TC All Rights Reserved 2019

List of syntax candidates

	Syntax A	Syntax B	Syntax C
	Updated BIRD198	New Proposal from IBIS Open Forum (Ex.1)	New Proposal from IBIS Open Forum (Ex.2)
Connection	Bus_label	Bus_label	Bus_label
Parent	[Model]	[Component]	[Component]
Model selecting Method	✓ [Model Selector]	✓ Alternative method	✓ Alternative method
Corner definition	The order of the values does not have to be typ / min / max	Define for C/R parameter names aligned by corner (C_pdn_corner, etc.) or not related to a corner (C_pdn, etc.).	Define typ / min / max values separately each in [PDN Model]
Base structure	Series Model	[Interconnect Model]	[Interconnect Model]
EDA Vendor	Difficult implementation	easy implementation	easy implementation

LPB

Copyright© JEITA SD-TC All Rights Reserved 2019


Page13


List of syntax candidates

	Syntax A	Syntax B	Syntax C
	Updated BIRD198	New Proposal from IBIS Open Forum (Ex.1)	New Proposal from IBIS Open Forum (Ex.2)
Connection	Bus_label	Bus_label	Bus_label
Parent	[Model]	[Component]	[Component]
Model selecting Method	✓ [Model Selector]	✓ Alternative method	✓ Alternative method
Corner definition	The order of the values does not have to be typ / min / max	Define for C/R parameter names aligned by corner (C_pdn_corner, etc.) or not related to a corner (C_pdn, etc.).	Define typ / min / max values separately each in [PDN Model]
Base structure	Series Model	[Interconnect Model]	[Interconnect Model]
EDA Vendor	Difficult implementation	easy implementation	easy implementation

LPB

Copyright© JEITA SD-TC All Rights Reserved 2019





Update of BIRD198

2. Pin name \rightarrow Bus label (required description from IBIS7.0)

```
[PDN Model Mapping]
C3 A1 OnChipDecapA
D4 D1 OnChipDecapB
D3 D1 OnChipDecapC
A4 A5 model_selector_for_PSO
```



```
[On Die PDN Model Mapping]

VDDA VSS OnChipDecapA

VDDB VSSB OnChipDecapB

VDDA VSSB OnChipDecapC

VDP VSSC model_selector_for_PSO
```

LPB

Copyright© JEITA SD-TC All Rights Reserved 2019

Page17

Update of BIRD198

3. [Model Selector] support


```
[Component]
   [Pin Mapping]
                             bus_label1
      pin_name1
                NC
      pin_name2 bus_label2
                             NC
   [On Die PDN Model Mapping]
     bus_label1 bus_label2 DDRRAIL
[Model Selector] DDRRAIL
  DDR3_mode
  DDR4_mode
[Model] DDR3_mode
  Model_Type On_Die_PDN
   [C pdn] 3.0n 3.6n 2.1n
   [R pdn] 0.02 0.03 0.01
   [R leak] 15k
                 15k
                        15k
[Model] DDR4_mode
  Model_Type On_Die_PDN
   [C pdn] 2.0n 2.5n 0.9n
           0.02
   [R pdn]
                  0.03
                        0.01
   [R leak] 15k
                  15k
                        15k
```


Almost the same as "Series model"


The order of the values does not have to be typ / min / max

LPB

Copyright© JEITA SD-TC All Rights Reserved 2019







List of syntax candidates					
	Syntax A	Syntax B	Syntax C		
	Updated BIRD198	New Proposal from IBIS Open Forum (Ex.1)	New Proposal from IBIS Open Forum (Ex.2)		
Connection	Bus_label	Bus_label	Bus_label		
Parent	[Model]	[Component]	[Component]		
Model selecting Method	✓ [Model Selector]	✓ Alternative method	✓ Alternative method		
Corner definition	The order of the values does not have to be typ / min / max	Define for C/R parameter names aligned by corner (C_pdn_corner, etc.) or not related to a corner (C_pdn, etc.).	Define typ / min / max values separately each in [PDN Model]		
Base structure	Series Model	[Interconnect Model]	[Interconnect Model]		
EDA Vendor	Difficult implementation	easy implementation	easy implementation		

2nd Feedback from IBIS Open Forum

We were very impressed with your detailed solutions to address previous comments as well as your thorough descriptions of BIRD198 and BIRD189 interactions in the PowerPoint document. We have now had two good discussions on the BIRD198.1 draft proposal. I will attempt to summarize our questions, comments, and an alternate syntax idea proposed by Walter Katz.

- estions/comments:

 1. We are wondering why the BIRD allows use of [Model Selector] for the [Model] name included in the [On Die PDN Model Mapping] keyword. is this for consistency with all other [Model] types or is there a real technical need for it? If the latter, do you have an example for where more than one selection of an On Die PDN Model could be useful?

 2. Are the [R pdn], [C pdn], [R leak] and [R pdn corner], [C pdn corner], [R leak corner] keywords included for consistency with the existing structures for C_comp modeling [[Model] C_comp* subparameters vs. [C comp* subparameters vs. [C romp* context] comp* subparameters vs. [C romp* comp* subparameters vs. [C romp* context] comp* subparameters vs. [C romp* context] comp* subparameters vs. [C romp* comp* subparameters vs. [C romp* subparameters vs. [C romp* context] comp* subparameters vs. [C romp* context] comp* subparameters vs. [C romp* subparameters vs. [C romp* subparameters vs. [C romp* subparameters vs. [V romp* s

Some of the EDA vendors expressed their opposition to the addition of a new [Model] type to represent the on-die PDN model. Implementing a new type of [Model] in existing EDA software is rather difficult, requiring major code changes, schematic symbol changes, GUI changes, etc. Walter Katz proposed a simplified alternative syntax which would place the on-die PDN models under the scope of the [Component] keyword with the addition of a few simple keywords, such as [R pdn], [R leak]. Tapears to be easier to implement and support in EDA tools. Putting the keywords under the [Component] scope is also good because (unlike [Model]) this structure is bus_label centric, not pin-centric.

```
[PDN Model] VDDBVSS
[Rail Bus Labels] VDDB VSS
[C pdn] 3n 3.1n 2.9n
[R pdn] 0.1 0.1 0.1
[R leak] 200 200 200
[End PDN Model]
```

A new syntax proposal from the IBIS Open Forum for easy implementation by EDA vendors.



Copyright© JEITA SD-TC All Rights Reserved 2019

3rd Feedback from IBIS Open Forum

We have had a lot of discussion about the meaning of corner cases for the $C_pdn, R_pdn, and R_leak parameters.$ In my experience, there is not typically a correlation between the PDN corner parameters and the transistor corner parameters. The PDN decoupling capacitance can be fabricated with many technologies such as MOS cap, MIM cap, DRAM storage cap, etc. So, the techniougies such as wiss Cap, wink Cap, brains storage Cap, etc. 30, tine min/max values of the PDN capacitance usually are not related to the same slow/fast (min/max) transistor process corners. It's also difficult to say what becomes the best/most case model for the PDN, since this can have a lot to do with the resonant frequency of the PDN C with package L, and what frequency the buffer is switching at. For example, in a SSO simulation, you might need to sweep all the PDN corners with the slow/fast transistor model corners to see what corner case generates the worst simultaneous switching noise

- So, we think it is necessary to include syntax supporting:

 1. A PDN model with C_pdn, R_pdn, and R_leak parameters for 3 corners, where the corners are correlated with the Model typ/min/max corners.

 2. Multiple PDN models (like the Model Selector concept) with single C_pdn, R_pdn, and R_leak parameter values (not supporting corners, not correlated to Model typ/min/max corners). The EDA tool would see these models as selected by group.

We also discussed another syntax proposal from Walter that would align better to the BIRD189 syntax. We would like your feedback on the idea presented

- The [PDN Group] is scoped under [Component]
- Multiple [PDN Model] sections can exist with a [PDN Group]/[End PDN Group] section, for example to model VDD-VSS and VDDQ-VSS.

 There is different syntax for C/R parameter names aligned by corner
- (C_pdn_corner, etc.) or not related to a corner (C_pdn, etc.).

 If there are "corners" not correlated with process, then we can have one If there are "corners" not correlated with process, then we can have one IPDN Groupl for each of these uncorrelated "corners." There could be 1 PDN corner, 2 PDN corners, 3 PDN corners, and more than 3 PDN corners (implemented as separate [PDN Groupls). This syntax also changes some keywords to subparameters within the [PDN Model]/[End PDN Model] section. The EDA tool would have a single PDN Group selector. Once any group is selected then all is automatic.

Example 1, one group correlated with typ/slow/fast IV/VT curves - one group, three corners [PDN Group] ProcessCorners
[PDN Model] VDDVSS_Corner
Rail_Bus_Labels VDD VSS
C_pdn_corner 100f 150f 50f
R_pdn_corner 0.1 0.05 0.15
R_leak_corner 200 300 100
[End PDN Model]
[End PDN Group] | Example 2, two groups, not correlated with process corners [PDN Group] LargeCap
[PDN Model] VDDVSS_LargeCap
Rail_Bus_Labels VDD VSS
C_pdn = 150f
R_pdn = 0.05
R_leak = 300
[End PDN Model] [End PDN Group] [PDN Group] SmallCap [PDN Model] VDDVSS_SmallCap

Copyright© JEITA SD-TC All Rights Reserved 2019

Page24

Rail_Bus_Labels VDD VSS C_pdn = 50f R_pdn = 0.15

[End PDN Model] [End PDN Group]

3rd Feedback from IBIS Open Forum

Syntax B: 3rd feedback (Example 1) 1.

```
[Component]
             AAA
   [PDN Group] PDN_for_DDR3
       [PDN Model] VDDVSS_for_Core
          Rail_Bus_Labels VDD VSS
          C_pdn_corner 100n 150n
                         0.1 0.05
                                       0.15
          R_pdn_corner
          R leak corner 200 300
                                       100
       [End PDN Model]
       [PDN Model] VDDQVSS_for_DDRIO
          Rail_Bus_Labels VDDQ VSS
          C_pdn_corner 10n 2n
                                    25n
                        10m 15m 5m
500 800 50
          R_pdn_corner
          R_leak_corner
       [End PDN Model]
   [End PDN Group]
   [PDN Group] PDN_for_DDR4
       [PDN Model] VDDVSS_for_Core
          Rail_Bus_Labels VDD VSS
```

- The [PDN Group] is scoped under [Component].
- Multiple [PDN Model] sections can exist with a [PDN Group]/[End PDN Group] section, for example to model VDD-VSS and VDDQ-VSS.
- There is different syntax for C/R parameter names aligned by corner (C_pdn_corner, etc.) or not related to a corner (C_pdn, etc.).
- This syntax also changes some keywords to subparameters within the [PDN Model]/[End PDN Model] section.
- The EDA tool would have a single PDN Group selector. Once any group is selected then all is automatic.



Copyright© JEITA SD-TC All Rights Reserved 2019

Page25

3rd Feedback from IBIS Open Forum

Syntax C: 3rd feedback (Example 2) 1.

```
[Component]
            AAA
   [PDN Group] LargeCap_for_DDR3
       [PDN Model] VDDVSS_for_core
           Rail_Bus_Labels VDD VSS
           C_pdn = 150n
           R_pdn = 0.05
           R_leak = 300
       [End PDN Model]
       [PDN Model] VDDQVSS_for_DDRIO
           Rail_Bus_Labels VDDQ VSS
           C_pdn = 25n
           R_pdn = 15m
          R_leak = 800
       [End PDN Model]
   [End PDN Group]
    [PDN Group] SmallCap_for_DDR3
       [PDN Model] VDDVSS_for_core
           Rail_Bus_Labels VDD VSS
           C_pdn = 50n
```

- The [PDN Group] is scoped under [Component].
- Multiple [PDN Model] sections can exist with a [PDN Group]/[End PDN Group] section, for example to model VDD-VSS and VDDQ-VSS.
- If there are "corners" not correlated with process, then we can have one [PDN Group] for each of these uncorrelated "corners". There could be 1 PDN corner, 2 PDN corners, 3 PDN corners, and more than 3 PDN corners (implemented as separate [PDN Group]s).
- This syntax also changes some keywords to subparameters within the [PDN Model]/[End PDN Model] section.
- The EDA tool would have a single PDN Group selector. Once any group is selected then all is automatic.

LPB

Copyright© JEITA SD-TC All Rights Reserved 2019

List of syntax candidates

	Syntax A	Syntax B	Syntax C
	Updated BIRD198	New Proposal from IBIS Open Forum (Ex.1)	New Proposal from IBIS Open Forum (Ex.2)
Connection	Bus_label	Bus_label	Bus_label
Parent	[Model]	[Component]	[Component]
Model selecting Method	✓ [Model Selector]	✓ Alternative method	✓ Alternative method
Corner definition	The order of the values does not have to be typ / min / max	Define for C/R parameter names aligned by corner (C_pdn_corner, etc.) or not related to a corner (C_pdn, etc.).	Define typ / min / max values separately each in [PDN Model]
Base structure	Series Model	[Interconnect Model]	[Interconnect Model]
EDA Vendor	Difficult implementation	easy implementation	easy implementation

LPB

Copyright© JEITA SD-TC All Rights Reserved 2019

Page27

Agenda

- Background
- Proposal for On die De-cap model
- Feedback and updating
- **■** Conclusion

LPB

Copyright© JEITA SD-TC All Rights Reserved 2019

Conclusion

Chip PDN model is still not widespread. Therefore, we proposed to add an explicit keyword of chip PDN to IBIS.

Our proposal was registered as BIRD198 and it has been discussing in IBIS Open Forum since this March.

We will continue to work to accept BIRD198 in the next version of IBIS.


We would like to get your feedback from JAPANESE USER!

Please access "JEITA semiconductor and system design Technical Committee (JEITA-SDTC)" Web site and send comment!

Thank you!



Copyright© JEITA SD-TC All Rights Reserved 2019



Thank you for your support and feedback! We really appreciate all of the IBIS Open Forum members



LPB

Copyright© JEITA SD-TC All Rights Reserved 2019

Page31

Reference: Series Model

```
[Component] AAA
[Pin Mapping]
pin_name1 NC bus_label1
pin_name2 bus_label2 NC
[Series Pin Mapping]
pin_name1 pin_name2 CCC
[Model Selector] CCC
DDD
EEEE
[Model] DDD
Model_Type Series
[R Series] 100 80 120
...

[Model] EEE
Model_Type Series
[R Series] 120 100 140
...
```

LPB

Copyright© JEITA SD-TC All Rights Reserved 2019

IBIS File Format Links

Bob Ross, Teraspeed Labs bob@teraspeedlabs.com

Asian IBIS Summit Tokyo, Japan November 8, 2019

(Updated from June 21, 2019 version)
(Presented by Randy Wolff, Micron Technology)





• 1

Story of IBIS

- In the beginning ... (1993) 1 file format, 8 pages
- Then a committee got involved ...
- (2019) ... 17 or more formats or links to formats:
 - o IBIS Version 7.0 (331 pages)
 - o Touchstone 2.0 (34 pages)
 - o IBIS-ISS (58 pages)
- Story of file formats given here



Copyright 2019 Teraspeed Labs

File Format Legend

- Green Official IBIS formats (ebd, ibs, pkg, ami, ims, Touchstone, Ts4file, executable models, "txt")
 - Checked by ibischk7 (with/without flags) or separately with tschk2
 - Content referenced in EBD and IBIS files are usually parsed (or checked for connectivity only)
 - Note, tschk2 is an independent checker, separate from ibischk7
- Red Official IBIS format, but no parser (IBIS-ISS)
- Black Format managed by other specifications or standards
- Touchstone means official Touchstone 1.0 and Touchstone 2.0



Copyright 2019 Teraspeed Labs


• 3


File Name and Extension Reference

- I/O Buffer Information Specification (IBIS) Version 7.0
 - Electrical Board Description (ebd) Section 8
 - o IBIS (ibs) Sections 4-6, 12
 - Package Modeling (pkg) Section 7
 - o IBIS-AMI (ami), Ts4File (usually s4p), Section 10
 - o executable models (usually so, dll) Section 6
 - o Interconnect Model Set (ims) Section 11
- Touchstone File Format Specification Version 2.0
 - Touchstone 1.0 (usually sNp)
 - Touchstone 2.0 (usually sNp)
 - Ts4file (usually s4p)
- IBIS Interconnect SPICE Subcircuit (IBIS-ISS) Specification Version 1.0
 - o IBIS-ISS (usually iss)



Copyright 2019 Teraspeed Labs





Basic IBIS External File Links

Basic IBIS [Component], [Model], etc.

Package [Define Package Model]

Multilingual (requires

Interconnect Model Sets [Interconnect external files) Model Set]

Ts4file (subset of Touchstone under ami) Executable models (dll, so, etc.)



Copyright 2019 Teraspeed Labs

• 7

Optional External Package File Link

Basic IBIS [Component], [Model], etc.

Package [Define Package Model]

Multilingual (requires

external files)

Interconnect Model Sets [Interconnect Model Set]

pkg



Copyright 2019 Teraspeed Labs

Multilingual External File Links

Basic IBIS [Component], [Model], etc.

Package [Define Package Model]

Multilingual

(requires external files)

Interconnect Model Sets [Interconnect Model Set]

ami (for passing parameters) "txt" (text file for passing parameters)

IBIS-ISS (can call Touchstone and other files)

SPICE (Berkeley Version 3F5)

VHDL-AMS Verilog-AMS

VHDL-A(MS)

Verilog-A(MS)



Copyright 2019 Teraspeed Labs

• 9

Interconnect Model Set External File Links

Basic IBIS [Component], [Model], etc.

Package [Define Package Model]

Multilingual

(requires external files) Interconnect Model Sets [Interconnect Model Set]

ims **IBIS-ISS Touchstone**



Copyright 2019 Teraspeed Labs

File Formats With IBIS

- ebd
- ibs
- am
- Executable models (dll, so, etc.)
- Ts4file
- pkg
- ami (for parameter passing)
- "txt" text format (for parameter passing)
- IBIS-ISS
- SPICE
- VHDL-AMS, Verilog-AMS, VHDL-A(MS), Verilog-A(MS)
- im
- Touchstone 1.0, Touchstone 2.0



Copyright 2019 Teraspeed Labs

•11

Example of EBD to IBIS to IMS Linkage (Without Details)

```
abc.ebd
U1.23 ...
U1.24 ...
[Reference Designator Map]
U1 def.ibs DEF

def.ibs
[Component] DEF
[Pin]
23 IO1 IO_Buf
24 IO2 IO_Buf
[Interconnect Model Group]
GHI ghi.ims
[End Interconnect Model Group]
```

```
EBD: Pins 23, 24 in abc.ebd → def.ibs →ghi.ims
and terminal 1 used for 23 in ghi.ims → jkl.iss
and terminal 1 used for 24 in ghi.ims → mno.s1p
```

```
ghi.ims
[Interconnect Model Set] GHI
[Interconnect Model] Pin23
File_IBIS-ISS jkl.iss pin23
1 pin_name 23
[End Interconnect Model]
[Interconnect Model] Pin24
File_TS mno.slp
1 pin_name 24
2 A_gnd
[End Interconnect Model]
[End Interconnect Model]
```

```
jkl.iss
.subckt pin23 1
R_term 1 0
.ends
```

```
mno.slp
...
0 1 0
2 0.9 0.005
...
```



ibischk7 -ebd abc.ebd checks abc.ebd, def.ibs, ghi.ims

Copyright 2019 Teraspeed Labs

12

Observations

- 17 or more file format links in IBIS
- 12 or more file formats supported by IBIS Specifications or by format restrictions
 - Restrictions means requirements in certain files such as executable models, parameter passing formats and Ts4file
- ibischk7 and tschk2 check syntax and content of files
 - o Individual files by flags -ebd, -pkg, -ami, -ims
 - Top level files AND linked files
 - o tschk2 conversions: Touchstone 1.0 ←→ Touchstone 2.0
- Some checking or linking is not defined (e.g., to Touchstone, IBIS-ISS)



Copyright 2019 Teraspeed Labs


• 13


Past and Future File Formats

- Past (unused formats)
 - Rail Version 1.2 (ral) and railchk1 (for timing)
 - IBIS Interconnect Modeling Specification (ICM)
 Version 1.1 (typically icm) and icmchk1
- Possible future file formats and links
 - Electrical Module Description (EMD) with links to emd, ems, ibs, IBIS-ISS, and Touchstone
 - Touchstone advances
- A lot has happened and is happening in the IBIS Committee




Copyright 2019 Teraspeed Labs






ZUKEN® Motivation Impedance matching is the biggest task for Signal Integrity engineer and high-speed PCB/PKG designers. - Unmatched impedance may cause unpredictable Matched impedance reflection that reduces the signal quality for high-speed circuit design. Interconnects, such as, trace, via, connector, package, etc., are under our radar already. - Field Solver helps Interconnect impedance also needs to match buffer Output/Input impedance in order to keep good signal quality Unmatched impedance How to obtain I/O buffer impedance? Signal Not Fin Anibu Se SSSS ▼ end ≶ not № (CV) ■ Fin MCKON SSSS ▼ end ≶ not № (CV) ■ Fin MCKON



Impedance Concept

- ZUKEN
- The impedance of a two-terminal circuit element is represented as a complex quantity Z. The polar form conveniently captures both magnitude and phase characteristics as
 - $Z = |Z|e^{j \arg(Z)}$
- where the magnitude |Z| represents the ratio of the voltage difference amplitude to the current amplitude, while the argument arg(Z) (commonly given the symbol θ gives the phase difference between voltage and current). j is the imaginary unit and is used instead of i in this context to avoid confusion with the symbol for electric current.
- In Cartesian form, impedance is defined as Z = R + iX
- where the real part of impedance is the resistance R and the imaginary part is the reactance X.




For a high-speed I/O buffer, the buffer inductance and capacitance are specially designed. It is close to minimum for the reactance X. So, in this case, the resistance R is the main factor for impedance matching.

Measuring Impedance - Input Impedance



- From the AC impedance triangle, the input or output impedance of a two terminal network can be determined by measuring the small signal AC currents and voltages.
 - The voltage is measured across the input terminals and the current measured by inserting the meter in series with the signal generator.



An easy way to measure small input currents, is to use a fixed resistor, as in the diagram above. Measure the AC voltage at points V1 and V2, then the input current, I_{in} becomes:

$$I_{in}=\frac{V_2-V_1}{R_1}$$


• The input impedance Z_{in} of the circuit under test is then found by:

$$Z_{in} = \frac{V_1}{I_{in}}$$

Measuring Impedance – Output Impedance




 Output impedance may also be determined using a similar technique. A fixed load resistor is used, and the output voltage is measured first with full load, then without the load.





- Z_0 is the internal output impedance of the network to be measured. Circuit Under Test
- To find the output impedance the output voltage is measured first with no load resistor, then with a fixed load (purely resistive).
- First, the load resistor R_L is removed and output voltage (V) measured and recorded. Then R_L is placed back in circuit and the output voltage under load (V_L) . The output impedance, Z_0 is now found by Ohm's Law for AC circuits. As the load is purely resistive Z=V/I, where "V" is voltage drop across the output impedance: $(V V_L)$, and "I" the output current, V_L/R_L . Thus:


$$Z_0 = \frac{(V - V_L)}{V_L / R_L} = \frac{R_L (V - V_L)}{V_L}$$


©2019 Zuken























ZUKEN® Conclusion Impedance matching is important for highspeed design - Not only for interconnect impedance, but also I/O buffer impedance should be counted in the \$\text{\text{\$\tinx{\$\text{\$\text{\$\text{\$\text{\$\text{\$\text{\$\text{\$\text{\$\text{\$\text{\$\text{\$\text{\$\text{\$\text{\$\text{\$\text{\$\text{\$\tex{\$\text{\$\texititt{\$\text{\$\texit{\$\tex{\$\texitt{\$\texititt{\$\text{\$\text{\$\text{\$\text{\$\texitt{\$\tex{ big picture The I/O buffer impedance can be obtained from IBIS curve data - Obtain buffer driving impedance from IBIS combined Pullup/Pulldown curve data - Obtain buffer Input impedance from IBIS combined Power /Ground Clamps curve data I/O impedance maybe vary for different loads



Asian IBIS Summit (TOKYO, JAPAN), November 8, 2019

A potential application of IBIS to CISPR25 based EMI analysis of DCDC converter

Kazuyuki Sakata, Renesas Electronics Corp.
Koji Ichikawa, DENSO CORP.
Miyoko Goto, Ricoh Corp.
Toshiki Kanamoto, Hirosaki University



Copyright© JEITA SD-TC All Rights Reserved 2019

Page1

Agenda

- · Motivation and objective
- Impedance modeling of DCDC converters
- Measurement settings and results
- Simulation results and comparison with measurement
- Discussion
- Summary



Copyright© JEITA SD-TC All Rights Reserved 2019

- · Motivation and objective
- Impedance modeling of DCDC converters
- Measurement settings and results
- Simulation results and comparison with measurement
- Discussion
- Summary



Copyright© JEITA SD-TC All Rights Reserved 2019

Page3

Motivation and objective

- EMI simulation of IBIS modeled DCDC converter
- ✓ Study on modeling to comply with CISPR25
- ✓ Initial trial with bare IBIS descriptions
- → Simulation results show discrepancies from measurements
- Make discussions on source of errors and solutions


ILPB


Copyright© JEITA SD-TC All Rights Reserved 2019

- · Motivation and objective
- · Impedance modeling of DCDC converters
- · Measurement settings and results
- · Simulation results and comparison with measurement
- Discussion
- Summary

ILPB

Copyright© JEITA SD-TC All Rights Reserved 2019





Capacitance description in IBIS format

Specify the measured caps as C_comp_pullup, C_comp_pulldown in the IBIS format.

```
[Model] bbb
Model type
              I/O
Polarity
           Non-Inverting
Vinl
         = .72000000
Vinh
         = 2.88000000
Vmeas
           = 1.80000000
|C comp
             5.53197e-10 4.65065e-10 7.07186e-10 | CDL
C_comp_pullup 319e-12
                          NA
                                  NA
                                           | Measurement
C_comp_pulldown 232e-12
                                   NA
                                            | Measurement
                           NA
```

In case that large discrepancy appear in the total capacitance, need to regenerate IBIS model adding supplemental capacitance to the spice netlist.





Copyright© JEITA SD-TC All Rights Reserved 2019


- · Motivation and objective
- Impedance modeling of DCDC converters
- · Measurement settings and results
- · Simulation results and comparison with measurement
- Discussion
- Summary

ILPB

Copyright© JEITA SD-TC All Rights Reserved 2019










- · Motivation and objective
- Impedance modeling of DCDC converters
- · Measurement settings and results
- · Simulation results and comparison with measurement
- Discussion
- Summary


ILPB


Copyright© JEITA SD-TC All Rights Reserved 2019






















- Motivation and objective
- Impedance modeling of DCDC converters
- · Measurement settings and results
- · Simulation results and comparison with measurement
- Discussion
- Summary

ILPB

Copyright© JEITA SD-TC All Rights Reserved 2019





- · Motivation and objective
- Impedance modeling of DCDC converters
- Measurement settings and results
- Simulation results and comparison with measurement
- Discussion
- Summary



Copyright© JEITA SD-TC All Rights Reserved 2019

Page25

Summary

- Trial to simulate CISPR25 for IBIS described DCDC
- Discrepancies from measurements in high frequency range
- ✓ Possible source of error in the simulation:
 Large ringing induced by instantly switching MOS transistors
- Mitigating unrealistic transitions is considered to be a dominant solution.


ILPB

Copyright© JEITA SD-TC All Rights Reserved 2019

Possible improvements

 Retrieve Waveform and Composite Current in IBIS by SPICE simulation adjusted the load conditions

cf.) https://ibis.org/summits/nov08a/chen.pdf



Obtain Rising/Falling Waveform and Composite Current directly from measurement



Copyright© JEITA SD-TC All Rights Reserved 2019

IBIS-AMI & COM Co-design for 25G Serdes

1

Asian IBIS Summit Tokyo, Japan November 8, 2019

Nan Hou, Amy Zhang, Guohua Wang, David Zhang, Anders Ekholm

Page 1 (29

AGENDA

 \leq

- Traditional IBIS-AMI
- COM Overview
- IBIS-AMI Co-design with COM for 25G
- Two example channels
- Co-simulation Conclusion
- Next Steps

Page 2 (29)




- Traditional IBIS-AMI
- COM Overview
- IBIS-AMI Co-design with COM for 25G
- Two example channels
- Co-simulation Conclusion
- Next Steps

Page 3 (29)


IBIS-AMI OVERVIEW



- IBIS is Input/output Buffer Information Specification
- AMI stands for Algorithmic Modeling Interface
- Analog model: drive strength/amplitude, rise/fall time, impedance
- Algorithmic model: Equalizer (CTLE, FFE, DFE) , clock data recovery



Page 4 (29)





- Traditional IBIS-AMI
- COM Overview
- IBIS-AMI Co-design with COM for 25G
- Two example channels
- Co-simulation Conclusion
- Next Steps

Page 6 (29)


COM OVERVIEW

3

The Channel Operating Margin (COM) is a figure of merit for a channel derived from a measurement of its scattering parameters

COM is related to the ratio of a calculated signal amplitude to a calculated noise amplitude as defined by Equation

$COM = 20 \times log 10(As/An)$





Where As is the signal amplitude, An is the noise amplitude COM has been adapted by various standards:

- IEEE 802.3
- OIF CEI
- JEDEC 204C

An (Peak BER Noise) = As - Peak BER Height

Page 7 (29)





COM OPTIMAL EQ SETTINGS

1

- COM is a figure of merit (FOM), which calculates the ratio of peak signal level to the peak noise level at the receiver sampling latch, comprehending device Tx characteristics (i.e., driver filter, FFE filter, package S-parameters), channel characteristics (i.e., S-parameters) and receiver characteristics (i.e., Rx filter, CTLE filter, package S-parameters and DFE)
- Determine optimal equalization settings
 - · An exhaustive search for the best SNR used as a FOM for finding the best FFE and CTLE setting
 - FFE and CTLE are optimized jointly
 - The DFE is only used to gate the SBR

$$FOM = 10log_{10}(\frac{A_S^2}{\sigma_{TX}^2 + \sigma_{ISI}^2 + \sigma_I^2 + \sigma_{XT}^2 + \sigma_N^2})$$

A_S – peak signal amplitude

 σ_{TX} - transmitter noise

 σ_{ISI} - residual ISI

 σ_{J} – jitter contribution to amplitude noise

 $\sigma_{XT}-peak\ crosstalk$

 σ_N – spectral noise at the ouput of CTLE

Page 10 (29)



- Traditional IBIS-AMI
- COM Overview
- IBIS-AMI Co-design with COM for 25G
- Two example channels
- Co-simulation Conclusion
- Next Steps

Page 11 (29)

IBIS-AMI COMBINE WITH COM





- Can we use COM to evaluate the channel margin in early design phase of a project?
- Are the COM recommended equalization parameters suitable for the Channel?
- How can we combine the advantages of COM with IBIS-AMI?

Page 12 (29)

25G CO-SIMULATION PROCESS

 \leq

- Extraction of passive S parameter model of the simulation channel
- Use S parameter to do COM simulation
- IBIS simulation using COM recommended EQ parameter
- IBIS simulation to sweep EQ parameter
- Comparing the eye diagram in time domain

Page 13 (29)

AGENDA



- Traditional IBIS-AMI
- COM Overview
- IBIS-AMI Co-design with COM for 25G
- Two example channels
- Co-simulation Conclusion
- Next Steps

Page 14 (29)


CASE1-SIMULATION TOPOLOGY



Simulation Topology Configuration

• Signal Rate: 25Gbps

PCB Material: Mid-loss FR4PCB Channel Length: 20 cm



Page 15 (29)

COM SIMULATION CONFIGURATION




Table 93A-1 parameters				
Parameter	Setting	Units	Information	
f_b	24.576	GBd		
f_min	0.05	GHz		
Delta_f	0.01	GHz		
C_d	[2.5e-4 2.5e-4]	nF	[TX RX]	
z_p select	[12]		[test cases to ru	
z_p (TX)	[12 30]	mm	[test cases]	
z_p (NEXT)	[12 12]	mm	[test cases]	
z_p (FEXT)	[12 30]	mm	[test cases]	
z_p (RX)	[12 30]	mm	[test cases]	
Ср	[1.8e-4 1.8e-4]	nF	[TX RX]	
R O	50	Ohm		
R_d	[55 55]	Ohm	[TX RX]	
f_r	0.75	*fb		
c(0)	0.62		min	
c(-1)	[-0.18:0.02:0]		[min:step:max	
c(1)	[-0.38:0.02:0]		[min:step:max	
g_DC	[-12:1:0]	dB	[min:step:max	
f z	6.144	GHz		
f_p1	6.144	GHz		
f_p2	24.576	GHz		
Av	0.4	V		
A fe	0.4	V		
A_ne	0.6	V		
L	2			
M	32			
N b	0	UI		
b_max(1)	1			
b_max(2N_b)	1			
sigma_RJ	0.01	UI		
A_DD	0.05	UI		
eta_0	5.20E-08	V^2/GHz		
SNR_TX	27	dB		
R_LM	1			
DER_0	1.00E-12			
	Operational contro	ol		
COM Pass threshold	3	dB		
Include PCB	0	logical		


Table 9: A"C2 parameter			
Parameter	Setting	Units	
package_tl_tau	6.141E-03	ns	
package_tl_gamma0_a1_a2	[0 1.734e-3 1.455e-4]		
package_Z_c	78.2	Ohm	
Table :	92"C12 parameter		
Parameter	Setting		
board_tl_tau	6.191E-03	ns	
board_tl_gamma0_a1_a2	[0 4.114e-4 2.547e-4]		
board_Z_c	109.8	Ohm	
z_bp (TX)	151	mm	
z_bp (NEXT)	72	mm	
z_bp (FEXT)	72	mm	
z bp (RX)	151	mm	


All parameter come from IEEE 802.3bj


Page 16 (29)


COM SIMULATION RESULT **Owned Compliance Checker For 1-1 Simple Model **Owned Checker For



















- Traditional IBIS-AMI
- COM Overview
- IBIS-AMI Co-design with COM for 25G
- Two example channels
- Co-simulation Conclusion
- Next Steps

Page 25 (29)

CO-SIMULATION CONCLUSION



- COM enables passive channel evaluation of high-speed signals at early design phase
- COM recommended EQ parameters are suitable for same channel in time domain simulation
- COM simulation is faster, making them more suitable for the post-layout phase of large designs to sweep EQ parameters

Page 26 (29)



- Traditional IBIS-AMI
- COM Overview
- IBIS-AMI Co-design with COM for 25G
- Two example channels
- Co-simulation Conclusion
- Next Steps

Page 27 (29)

NEXT STEPS



- Model crosstalk in actual link
- Co-simulation for 56G PAM-4
- Accuracy of IBIS-AMI model
- Correlation of Co-simulation with measurement

Page 28 (29)

