




03/29/04
*Other brands and names are the property of their respective owners

Issues with C_comp and Differential Multi-stage IBIS Models

*Michael Mirmak
Intel Corporation*

*IBIS Summit
DesignCon East 2004
April 5, 2004*

Page 1




03/29/04
*Other brands and names are the property of their respective owners

Agenda

- **Background**
 - Typical serial/diff. interface buffer design
 - How Pre-emphasis is addressed in IBIS
- **Initial Approach to C_comp**
 - How tools use C_comp
 - Proportional splitting
 - Over-estimation of buffer loading
- **New Approach**
 - “Backing Out” C_comp
 - Adding external capacitance
 - Combined V-t correlation
 - Multi-variate c_comp
- **Guidelines and Future Work**

Page 2



Typical Ser/Diff TX Design

- Single stage buffer
 - Example shown in S-ATA Gen. I specification
 - <http://www.serialata.org>

Main $I=13\text{mA}$

Data Stream In

A **TX+** **R=50 Ω**

B **TX-** **R=50 Ω**

Output (into 100 Ω load)

Single-ended

Differential

03/29/04 *Other brands and names are the property of their respective owners Page 3

Desktop Platforms GROUP

Adding Pre-emphasis

- Another source with different stimulus
 - Second source usually a fraction of the first

Main $I=13\text{mA}$

Boost

A **TX+** **R=50 Ω**

B **TX-** **R=50 Ω**

C **D**

03/29/04 *Other brands and names are the property of their respective owners Page 4

Desktop Platforms GROUP

Adding Pre-emphasis

- Another source with different stimulus

Pre-Emphasis
 $A = P$ $C = P$
 $B = P$ $D = P$

Main & Boost in concert

Load between TX+ & TX-
 sees *Main + Boost*

03/29/04 *Other brands and names are the property of their respective owners Page 5

Desktop Platforms GROUP

Adding Pre-emphasis

- Another source with different stimulus

De-Emphasis
 $A = P$ $C = P$
 $B = P$ $D = P$

Main & Boost opposing

Load between TX+ & TX-
 sees *Main - Boost*

03/29/04 *Other brands and names are the property of their respective owners Page 6

Desktop Platforms GROUP

Pre-emphasis Output

- Typical implementation
 - 1 Bit = Crossover to Crossover
 - Each bit after a crossover is emphasized
 - Compensates for ISI and other loss effects

Output for Data Pattern: 1 0 1 0 1 0 1

Output for Data Pattern: 1 0 0 1 1 0 0 1

03/29/04 *Other brands and names are the property of their respective owners Page 7

IBIS Implementation

- In IBIS, two differential pairs are combined
 - One differential pair represents the main
 - One differential pair represents the boost
- Each pair has a distinct stimulus pattern
 - Main pair driven by the desired output pattern
 - Emphasis pair driven by different data pattern


Wired-OR configuration

TX+ Pad
TX- Pad


Main (+ & -)
Boost (+ & -)

03/29/04 *Other brands and names are the property of their respective owners Page 8

IBIS Implementation



- What is the emphasis pair's stimulus pattern?
 - If only transition bits are emphasized...
 - *Emphasis bit = inverse of input bit, delayed by 1 bit time*
 - Logical proof has 20+ steps
 - Fairly simple to demonstrate empirically



Emphasis (t) = Input (t-1)

Input stimulus pattern

1000 1000
0111 0111

Emphasis stimulus pattern

X011 1011
X100 0100

Main (+ & -)

P

Non-Inverting

N

Inverting

P

Non-Inverting


N

Inverting

Boost (+ & -)


TX+ Pad 1000 1000

TX- Pad 0111 0111
(emphasized)




03/29/04
*Other brands and names are the property of their respective owners

Page 9




IBIS Grouping




Pullup - Main (+ & -)


Main



Pullup - Boost (+ & -)

Boost






Pre-Emphasis

A = P C = P
B = P D = P

De-Emphasis


A = P C = P
B = P D = P

Ground Clamps
Main + & -




03/29/04
*Other brands and names are the property of their respective owners

Page 10




IBIS Data Extraction

- As pre-emphasis uses two buffers...
 - I-V curves are individual to each buffer
 - *Main I-V & Boost I-V are separately generated*
 - *Internal terminations should NOT be double-counted!*
 - V-t curves are individual to each buffer
 - *Main V-t & Boost V-t are separately generated*
 - *Internal terminations should NOT be double-counted!*
- *Good designs will have test modes for disabling the sources and the terminations*
- **What about c_comp?**
 - C_comp is collected only once, for entire buffer
 - “Turning off” sections will not remove loading effects
 - Most designs cannot be easily “split” into main and boost for purposes of c_comp measurement




03/29/04
*Other brands and names are the property of their respective owners


Page 11



Two Approaches to C_comp


- **Method 1: split c_comp proportionally to Main and Boost relative drive strengths**
 - Example: “Buffer X” has total die capacitance of 8 pF
 - See below for calculation
 - Main is 18 mA
 - Boost is 3 mA (6:1 ratio)
 - **Main c_comp: 6.857 pF**
 - **Boost c_comp: 1.1424 pF**






03/29/04
*Other brands and names are the property of their respective owners

Page 12




How was C_comp generated?

- Initial method used to get 8 pF value




1. Use Vsource with known edge rate, dV/dt
2. Measure the input current
3. Calculate capacitance (may have to take an average)

$$I = C * \frac{dV}{dt} \quad \longrightarrow \quad C = \frac{I}{\left(\frac{dV}{dt}\right)}$$




03/29/04
*Other brands and names are the property of their respective owners

Page 13




Results of Method 1 on Buffer X

Main+Boost1 V-t Curve




10-90% Edge Rates	
Transistor	7.46E-10
IBIS	9.44E-10
Difference	1.98E-10
Percentage	26.54%




03/29/04
*Other brands and names are the property of their respective owners


Page 14



The Problem


- IBIS is **27%** slower than the transistor model!
 - Same Main V-t curve as transistor model
 - Same Boost V-t curve as transistor model
 - I-V curves match to within 1%
 - Die capacitance (*C_{comp}*) is only area of change...
- Question: How is *C_{comp}* treated by EDA tools?
 - IBIS V-t curves include *C_{comp}* effects
 - *C_{comp}* also affects incoming (and reflected) waves
 - Tools therefore remove *C_{comp}* effects from V-t curves
 - Cap with *C_{comp}* value is placed external to buffer
 - "Cap-less" V-t curves are used for driving simulations
 - Output waveform at pad should be equivalent to IBIS





03/29/04
*Other brands and names are the property of their respective owners


Page 15




The Problem with Method 1

- For Pre-Emphasis, tool approach breaks down...


Main




Boost




TOOL






C_{comp}' A




C_{comp}' B


- Assuming...
 - $C_{comp} \text{ (transistor)} = C_{comp}' A + C_{comp}' B$
- When Buffer A drives with adjusted curves...
 - A sees its own cap load **PLUS** the load at Buffer B
 - A's V-t curves were only adjusted for *C_{comp}' A*!
 - **Equivalent output edge rate will be too slow!**



03/29/04
*Other brands and names are the property of their respective owners


Page 16





Proposed Fix

- **Method 2: Adjust all V-t curves for the total C_comp value before using the models for simulation**
 - Each V-t curve reflects **total C_comp** load
 - Adjust each curve (Main, Boost) for **total C_comp**
 - Set IBIS C_comp for Main, Boost to 0 pF
 - Add external cap equal to original **total C_comp**




Current through fixture is function of current through pullup AND through die cap

```


Ifx1 := ((Vvfm_pu(index) - Vfx_pu) / Rfx_pu) + C_comp * dvvfm_pu(index);
Ifx2 := ((Vfx_pd - Vvfm_pd(index)) / Rfx_pd) - C_comp * dvvfm_pd(index);
            
```


images and equations from A. Muranyi



03/29/04
*Other brands and names are the property of their respective owners


Page 17






Extraction – Main Rising

Cap and nocap




```



V(typ) - original
V(min) - original
V(max) - original
V(typ) - nocap
V(min) - nocap
V(max) - nocap
            
```




03/29/04
*Other brands and names are the property of their respective owners

Page 18










- ## Comments
- **Matching**
 - *IBIS edge rate now < 0.5% match to transistor edge rate*
 - **Issues**
 - *Peak voltage & settling still not matching transistor*
 - *Match only good for 1100 pattern*
 - *IBIS lacks ISI coupling to current sources*
 - *Matching to other patterns not yet studied*
 - *Needed to add 14 pF externally, not 8 pF, to match edges*
 - *Recall: C_comp is added external to adjusted buffers*
 - *Transistor and IBIS edge rates only matched with 14 pF*
 - *What explains discrepancy?*
 - *Under investigation (see below)...*
- 03/29/04
*Other brands and names are the property of their respective owners


Page 22

A Further Complication

- Transistor model capacitance behaviors are not simple
 - Capacitance for “Buffer X” vs. Frequency and bias V
 - Frequency-based measurement *not* constant 8 pF








Recall A. Muranyi's analyses:
[“Details on True Differential Buffer Characterization Revisited”](#)
October, 2003

03/29/04
 *Other brands and names are the property of their respective owners


Page 23




A Further Complication

- Differential view of transistor model capacitance
 - Differential capacitance not included in adjusted model
 - Note that finding of femto-farad differential capacitances described in previous summits may not always apply!








Recall A. Muranyi's analyses:
[“Details on True Differential Buffer Characterization Revisited”](#)
October, 2003

03/29/04
 *Other brands and names are the property of their respective owners


Page 24



Guidelines and Future Work

- **Collect three types of V-t curves from source**
 - Main-only V-t
 - Boost-only V-t
 - **1100 correlation curve from full model**
 - *Combination of main and boost, at pad with R load*
 - *Pre- and de-emphasis behaviors will be shown*
 - *Other data patterns may yield different results!*
- **Use equations to “back out” c_comp**
 - Adjust external capacitance to match 1100 correlation curve
 - **Measurement method used for c_comp could make a difference!**
- **Alternatives for investigation**
 - **Equation-based capacitance, for example: C(V,f)**
 - *Would require collecting additional data from source*
 - *Very possible under IBIS 4.1*
 - *“Backing out” c_comp from Main, Boost is non-trivial*
 - **Driver Schedule**
 - *Check sim tool implementation of c_comp adjustment*
 - *V-t curve adjustment may still be needed before simulations*



03/29/04
*Other brands and names are the property of their respective owners

Page 25