adding: Verilog-A element library, HSPICE test 2/ (stored 0%)
  adding: Verilog-A element library, HSPICE test 2/V_test.va (deflated 62%)
  adding: Verilog-A element library, HSPICE test 2/CCCSdiv.sp (deflated 68%)
  adding: Verilog-A element library, HSPICE test 2/CCC_test.va (deflated 64%)
  adding: Verilog-A element library, HSPICE test 2/IO_OPENSINK.sp (deflated 66%)
  adding: Verilog-A element library, HSPICE test 2/CCR.sp (deflated 68%)
  adding: Verilog-A element library, HSPICE test 2/VCCSmin_test.va (deflated 67%)
  adding: Verilog-A element library, HSPICE test 2/INPUT_test.va (deflated 71%)
  adding: Verilog-A element library, HSPICE test 2/VCVSsum_test.va (deflated 66%)
  adding: Verilog-A element library, HSPICE test 2/VCCS_test.va (deflated 64%)
  adding: Verilog-A element library, HSPICE test 2/CCC.sp (deflated 68%)
  adding: Verilog-A element library, HSPICE test 2/VCCSdiv.sp (deflated 69%)
  adding: Verilog-A element library, HSPICE test 2/OUTPUT.sp (deflated 66%)
  adding: Verilog-A element library, HSPICE test 2/TCVSpwl.sp (deflated 67%)
  adding: Verilog-A element library, HSPICE test 2/CCVSdiv_test.va (deflated 66%)
  adding: Verilog-A element library, HSPICE test 2/VCVSdly_test.va (deflated 63%)
  adding: Verilog-A element library, HSPICE test 2/TCCSpwl.sp (deflated 68%)
  adding: Verilog-A element library, HSPICE test 2/T_test.va (deflated 64%)
  adding: Verilog-A element library, HSPICE test 2/CCCSdly.sp (deflated 68%)
  adding: Verilog-A element library, HSPICE test 2/VCCSabs_test.va (deflated 64%)
  adding: Verilog-A element library, HSPICE test 2/CCVSabs_test.va (deflated 64%)
  adding: Verilog-A element library, HSPICE test 2/VCC.sp (deflated 69%)
  adding: Verilog-A element library, HSPICE test 2/CCCSsum.sp (deflated 69%)
  adding: Verilog-A element library, HSPICE test 2/VCVSmin_test.va (deflated 66%)
  adding: Verilog-A element library, HSPICE test 2/K.sp (deflated 68%)
  adding: Verilog-A element library, HSPICE test 2/VCCSabs.sp (deflated 68%)
  adding: Verilog-A element library, HSPICE test 2/OUTPUT_test.va (deflated 69%)
  adding: Verilog-A element library, HSPICE test 2/CCCS_test.va (deflated 65%)
  adding: Verilog-A element library, HSPICE test 2/VCVSdly.sp (deflated 68%)
  adding: Verilog-A element library, HSPICE test 2/CCVSmin_test.va (deflated 66%)
  adding: Verilog-A element library, HSPICE test 2/CCVS.sp (deflated 68%)
  adding: Verilog-A element library, HSPICE test 2/IO_test.va (deflated 69%)
  adding: Verilog-A element library, HSPICE test 2/CCL.sp (deflated 68%)
  adding: Verilog-A element library, HSPICE test 2/CCCSmin_test.va (deflated 67%)
  adding: Verilog-A element library, HSPICE test 2/CECVSpwl_test.va (deflated 64%)
  adding: Verilog-A element library, HSPICE test 2/VCCSsum.sp (deflated 69%)
  adding: Verilog-A element library, HSPICE test 2/VCVSmin.sp (deflated 69%)
  adding: Verilog-A element library, HSPICE test 2/L_test.va (deflated 62%)
  adding: Verilog-A element library, HSPICE test 2/VCCSdly_test.va (deflated 63%)
  adding: Verilog-A element library, HSPICE test 2/OPENSOURCE_test.va (deflated 67%)
  adding: Verilog-A element library, HSPICE test 2/CCCSdly_test.va (deflated 63%)
  adding: Verilog-A element library, HSPICE test 2/R_test.va (deflated 62%)
  adding: Verilog-A element library, HSPICE test 2/CCVSmax.sp (deflated 68%)
  adding: Verilog-A element library, HSPICE test 2/CCCSabs.sp (deflated 68%)
  adding: Verilog-A element library, HSPICE test 2/CCCSabs_test.va (deflated 65%)
  adding: Verilog-A element library, HSPICE test 2/VCCSdiv_test.va (deflated 65%)
  adding: Verilog-A element library, HSPICE test 2/VCVSpwl_test.va (deflated 64%)
  adding: Verilog-A element library, HSPICE test 2/INPUT.sp (deflated 66%)
  adding: Verilog-A element library, HSPICE test 2/CCVSpwl.sp (deflated 67%)
  adding: Verilog-A element library, HSPICE test 2/TCVSpwl_test.va (deflated 61%)
  adding: Verilog-A element library, HSPICE test 2/VCVSdiv_test.va (deflated 66%)
  adding: Verilog-A element library, HSPICE test 2/VECCSpwl.sp (deflated 68%)
  adding: Verilog-A element library, HSPICE test 2/CCCSmult_test.va (deflated 66%)
  adding: Verilog-A element library, HSPICE test 2/CCVS_test.va (deflated 65%)
  adding: Verilog-A element library, HSPICE test 2/VCC_test.va (deflated 64%)
  adding: Verilog-A element library, HSPICE test 2/VCCSmult.sp (deflated 69%)
  adding: Verilog-A element library, HSPICE test 2/CECCSpwl.sp (deflated 67%)
  adding: Verilog-A element library, HSPICE test 2/VCVS_test.va (deflated 65%)
  adding: Verilog-A element library, HSPICE test 2/VECCSpwl_test.va (deflated 64%)
  adding: Verilog-A element library, HSPICE test 2/VCR.sp (deflated 69%)
  adding: Verilog-A element library, HSPICE test 2/VCCSdly.sp (deflated 68%)
  adding: Verilog-A element library, HSPICE test 2/K_test.va (deflated 68%)
  adding: Verilog-A element library, HSPICE test 2/VCVS.sp (deflated 69%)
  adding: Verilog-A element library, HSPICE test 2/CCL_test.va (deflated 63%)
  adding: Verilog-A element library, HSPICE test 2/VCCS.sp (deflated 69%)
  adding: Verilog-A element library, HSPICE test 2/CCVSmult_test.va (deflated 66%)
  adding: Verilog-A element library, HSPICE test 2/R.sp (deflated 69%)
  adding: Verilog-A element library, HSPICE test 2/CCCSpwl_test.va (deflated 64%)
  adding: Verilog-A element library, HSPICE test 2/L.sp (deflated 68%)
  adding: Verilog-A element library, HSPICE test 2/VCL_test.va (deflated 63%)
  adding: Verilog-A element library, HSPICE test 2/I.sp (deflated 69%)
  adding: Verilog-A element library, HSPICE test 2/VCR_test.va (deflated 64%)
  adding: Verilog-A element library, HSPICE test 2/CCCSmin.sp (deflated 68%)
  adding: Verilog-A element library, HSPICE test 2/VECVSpwl_test.va (deflated 64%)
  adding: Verilog-A element library, HSPICE test 2/TriSTATE_test.va (deflated 69%)
  adding: Verilog-A element library, HSPICE test 2/CCCSdiv_test.va (deflated 65%)
  adding: Verilog-A element library, HSPICE test 2/VCL.sp (deflated 69%)
  adding: Verilog-A element library, HSPICE test 2/CCCSpwl.sp (deflated 68%)
  adding: Verilog-A element library, HSPICE test 2/IO_OPENSOURCE_test.va (deflated 68%)
  adding: Verilog-A element library, HSPICE test 2/VCCSmult_test.va (deflated 66%)
  adding: Verilog-A element library, HSPICE test 2/CECVSpwl.sp (deflated 67%)
  adding: Verilog-A element library, HSPICE test 2/VCVSabs.sp (deflated 68%)
  adding: Verilog-A element library, HSPICE test 2/VCVSmax_test.va (deflated 66%)
  adding: Verilog-A element library, HSPICE test 2/TriSTATE.sp (deflated 66%)
  adding: Verilog-A element library, HSPICE test 2/CCCSmult.sp (deflated 68%)
  adding: Verilog-A element library, HSPICE test 2/OPENSINK_test.va (deflated 67%)
  adding: Verilog-A element library, HSPICE test 2/VCVSmult.sp (deflated 68%)
  adding: Verilog-A element library, HSPICE test 2/CCVSdly.sp (deflated 67%)
  adding: Verilog-A element library, HSPICE test 2/V.sp (deflated 69%)
  adding: Verilog-A element library, HSPICE test 2/T.sp (deflated 67%)
  adding: Verilog-A element library, HSPICE test 2/CCVSdiv.sp (deflated 68%)
  adding: Verilog-A element library, HSPICE test 2/VCVSsum.sp (deflated 69%)
  adding: Verilog-A element library, HSPICE test 2/CCVSmin.sp (deflated 68%)
  adding: Verilog-A element library, HSPICE test 2/CCCSsum_test.va (deflated 67%)
  adding: Verilog-A element library, HSPICE test 2/OPENSOURCE.sp (deflated 66%)
  adding: Verilog-A element library, HSPICE test 2/VCCSsum_test.va (deflated 66%)
  adding: Verilog-A element library, HSPICE test 2/VCVSmax.sp (deflated 69%)
  adding: Verilog-A element library, HSPICE test 2/CCCS.sp (deflated 69%)
  adding: Verilog-A element library, HSPICE test 2/CCR_test.va (deflated 65%)
  adding: Verilog-A element library, HSPICE test 2/CCVSmult.sp (deflated 68%)
  adding: Verilog-A element library, HSPICE test 2/CCCSmax.sp (deflated 68%)
  adding: Verilog-A element library, HSPICE test 2/IO.sp (deflated 66%)
  adding: Verilog-A element library, HSPICE test 2/CCVSsum.sp (deflated 68%)
  adding: Verilog-A element library, HSPICE test 2/VCCSpwl.sp (deflated 68%)
  adding: Verilog-A element library, HSPICE test 2/CCVSpwl_test.va (deflated 64%)
  adding: Verilog-A element library, HSPICE test 2/VCVSdiv.sp (deflated 69%)
  adding: Verilog-A element library, HSPICE test 2/CCVSabs.sp (deflated 68%)
  adding: Verilog-A element library, HSPICE test 2/VECVSpwl.sp (deflated 67%)
  adding: Verilog-A element library, HSPICE test 2/VCCSmax_test.va (deflated 66%)
  adding: Verilog-A element library, HSPICE test 2/TCCSpwl_test.va (deflated 61%)
  adding: Verilog-A element library, HSPICE test 2/CCVSdly_test.va (deflated 63%)
  adding: Verilog-A element library, HSPICE test 2/CCCSmax_test.va (deflated 66%)
  adding: Verilog-A element library, HSPICE test 2/VCCSmax.sp (deflated 69%)
  adding: Verilog-A element library, HSPICE test 2/VCVSmult_test.va (deflated 66%)
  adding: Verilog-A element library, HSPICE test 2/I_test.va (deflated 62%)
  adding: Verilog-A element library, HSPICE test 2/IO_OPENSOURCE.sp (deflated 66%)
  adding: Verilog-A element library, HSPICE test 2/C_test.va (deflated 62%)
  adding: Verilog-A element library, HSPICE test 2/CECCSpwl_test.va (deflated 64%)
  adding: Verilog-A element library, HSPICE test 2/VCCSpwl_test.va (deflated 64%)
  adding: Verilog-A element library, HSPICE test 2/CCVSsum_test.va (deflated 66%)
  adding: Verilog-A element library, HSPICE test 2/VCVSabs_test.va (deflated 64%)
  adding: Verilog-A element library, HSPICE test 2/VCVSpwl.sp (deflated 68%)
  adding: Verilog-A element library, HSPICE test 2/OPENSINK.sp (deflated 67%)
  adding: Verilog-A element library, HSPICE test 2/VCCSmin.sp (deflated 69%)
  adding: Verilog-A element library, HSPICE test 2/IO_OPENSINK_test.va (deflated 67%)
  adding: Verilog-A element library, HSPICE test 2/Macro_lib/ (stored 0%)
  adding: Verilog-A element library, HSPICE test 2/Macro_lib/disciplines.vams (deflated 79%)
  adding: Verilog-A element library, HSPICE test 2/Macro_lib/ODT_to_VccGND_INPUT_data.dat (deflated 54%)
  adding: Verilog-A element library, HSPICE test 2/Macro_lib/No_ODT_IO_OPENSINK_data.dat (deflated 67%)
  adding: Verilog-A element library, HSPICE test 2/Macro_lib/No_ODT_OUTPUT_data.dat (deflated 74%)
  adding: Verilog-A element library, HSPICE test 2/Macro_lib/ODT_to_VccGND_IO_data.dat (deflated 76%)
  adding: Verilog-A element library, HSPICE test 2/Macro_lib/constants.vams (deflated 53%)
  adding: Verilog-A element library, HSPICE test 2/Macro_lib/ODT_to_GND_IO_data.dat (deflated 75%)
  adding: Verilog-A element library, HSPICE test 2/Macro_lib/IBIS_macro_library.va (deflated 94%)
  adding: Verilog-A element library, HSPICE test 2/Macro_lib/ODT_to_GND_OUTPUT_data.dat (deflated 75%)
  adding: Verilog-A element library, HSPICE test 2/Macro_lib/ODT_to_Vcc_OUTPUT_data.dat (deflated 76%)
  adding: Verilog-A element library, HSPICE test 2/Macro_lib/ODT_to_GND_INPUT_data.dat (deflated 54%)
  adding: Verilog-A element library, HSPICE test 2/Macro_lib/No_ODT_IO_data.dat (deflated 74%)
  adding: Verilog-A element library, HSPICE test 2/Macro_lib/ODT_to_Vcc_IO_data.dat (deflated 75%)
  adding: Verilog-A element library, HSPICE test 2/Macro_lib/ODT_to_Vcc_INPUT_data.dat (deflated 52%)
  adding: Verilog-A element library, HSPICE test 2/Macro_lib/No_ODT_IO_OPENSOURCE_data.dat (deflated 68%)
  adding: Verilog-A element library, HSPICE test 2/Macro_lib/No_ODT_INPUT_data.dat (deflated 57%)
  adding: Verilog-A element library, HSPICE test 2/Macro_lib/ODT_to_VccGND_OUTPUT_data.dat (deflated 76%)
  adding: Verilog-A element library, HSPICE test 2/Macro_lib/No_ODT_OPENSINK_data.dat (deflated 67%)
  adding: Verilog-A element library, HSPICE test 2/Macro_lib/No_ODT_OPENSOURCE_data.dat (deflated 68%)
  adding: Verilog-A element library, HSPICE test 2/CCVSmax_test.va (deflated 66%)
  adding: Verilog-A element library, HSPICE test 2/C.sp (deflated 68%)